Technological and design constraints for multilevel flash memories

被引：0
|
作者：
Calligaro, C
Manstretta, A
Modelli, A
Torelli, G
机构：
来源：
ICECS 96 - PROCEEDINGS OF THE THIRD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2 | 1996年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper discusses basic constraints for multilevel storage in Flash memories. Aspects such as programming algorithms, threshold voltage distribution, data retention, read disturbs, sense amplifier sensitivity and cell transconduttance spread are considered. Experimental results and design considerations are provided. Guidelines for the evaluation of multilevel storage feasibility are given. The feasibility of four-level storage with present technologies using a read voltage around 6 V is demonstrated.
引用
收藏
页码：1005 / 1008
页数：4
相关论文
共 50 条
  • [1] Basic feasibility constraints for multilevel CHE-programmed flash memories
    Modelli, A
    Manstretta, A
    Torelli, G
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (09) : 2032 - 2042
  • [2] Covering codes for Multilevel Flash Memories
    Haymaker, Kathryn
    Kelley, Christine A.
    [J]. 2012 CONFERENCE RECORD OF THE FORTY SIXTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS (ASILOMAR), 2012, : 942 - 949
  • [3] Program schemes for multilevel Flash memories
    Grossi, M
    Lanzoni, M
    Riccò, B
    [J]. PROCEEDINGS OF THE IEEE, 2003, 91 (04) : 594 - 601
  • [4] Impact of cell threshold voltage distribution in the array of flash memories on sealed and multilevel flash cell design
    Yoshikawa, K
    [J]. 1996 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1996, : 240 - 241
  • [5] Fast voltage regulator for multilevel flash memories
    Khouri, O
    Micheloni, R
    Gregori, S
    Torelli, G
    [J]. RECORDS OF THE 2000 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING, 2000, : 34 - 38
  • [6] Design of on-chip error correction systems for multilevel NOR and NAND flash memories
    Sun, F.
    Devarajan, S.
    Rose, K.
    Zhang, T.
    [J]. IET CIRCUITS DEVICES & SYSTEMS, 2007, 1 (03) : 241 - 249
  • [7] RS-Enhanced TCM for Multilevel Flash Memories
    Oh, Jieun
    Ha, Jeongseok
    Moon, Jaekyun
    Ungerboeck, Gottfried
    [J]. IEEE TRANSACTIONS ON COMMUNICATIONS, 2013, 61 (05) : 1674 - 1683
  • [8] Constructions of Nonbinary WOM Codes for Multilevel Flash Memories
    Gabrys, Ryan
    Dolecek, Lara
    [J]. IEEE TRANSACTIONS ON INFORMATION THEORY, 2015, 61 (04) : 1905 - 1919
  • [9] An error control code scheme for multilevel Flash memories
    Gregori, S
    Khouri, O
    Micheloni, R
    Torelli, G
    [J]. 2001 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING, PROCEEDINGS, 2001, : 45 - 49
  • [10] Geometric WOM codes and coding strategies for multilevel flash memories
    Haymaker, Kathryn
    Kelley, Christine A.
    [J]. DESIGNS CODES AND CRYPTOGRAPHY, 2014, 70 (1-2) : 91 - 104
12345