Stepwise Controlled Voltage Sensing Scheme for High-Density ReRAM with Multi Level Cell

被引:0
|
作者
Chun, Jin Young [1 ]
Park, Hyun-Kook [1 ]
Song, Byungkyu [1 ]
Jung, Seong-ook [1 ]
机构
[1] Yonsei Univ, Dept Elect & Elect Engn, Seoul, South Korea
关键词
Cross-point; High speed sensing; Multi-level cell (MLC); Nonvolatile memory; Resistive RAM (ReRAM); Single-level cell (SLC);
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we study basic read methods of cross-point ReRAM which is a promising next generation memory. Based on this study, we propose a novel sensing method for Multi-Level ReRAM Cell without area penalty or read time degradation. By applying an increasing stepwise voltage to the gate of the nMOS switch that connects the sense amplifier with the cell array, the level of charge sharing between these two elements can be adjusted to a desired level. The proposed scheme achieves linear increase in reading time according cell resistance instead of the exponential in the conventional method. As a result, the reading time is improved by about twice as compared with the conventional method with applying the constant voltage.
引用
收藏
页码:332 / 335
页数:4
相关论文
共 50 条
  • [1] Retention Model for High-density ReRAM
    Wei, Z.
    Takagi, T.
    Kanzawa, Y.
    Katoh, Y.
    Ninomiya, T.
    Kawai, K.
    Muraoka, S.
    Mitani, S.
    Katayama, K.
    Fujii, S.
    Miyanaga, R.
    Kawashima, Y.
    Mikawa, T.
    Shimakawa, K.
    Aono, K.
    [J]. 2012 4TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW), 2012,
  • [2] Engineering ReRAM for high-density applications
    Calderoni, Alessandro
    Sills, Scott
    Cardon, Chris
    Faraoni, Emiliano
    Ramaswamy, Nirmal
    [J]. MICROELECTRONIC ENGINEERING, 2015, 147 : 145 - 150
  • [3] A hierarchical sensing scheme (HSS) of high-density and low-voltage operation SRAMs
    Haraguchi, Y
    Wada, T
    Arita, Y
    [J]. 1997 SYMPOSIUM ON VLSI CIRCUITS: DIGEST OF TECHNICAL PAPERS, 1997, : 79 - 80
  • [4] High-density ReRAM for Storage Class Memory
    Sills, Scott
    Calderoni, Alessandro
    Ramaswamy, Nirmal
    Yasuda, Shuichiro
    Aratani, Katsuhisa
    [J]. 2015 15TH NON-VOLATILE MEMORY TECHNOLOGY SYMPOSIUM (NVMTS), 2015,
  • [5] An asymmetrically controlled sense amplifier with boosted sensing voltage difference for low-voltage and high-density DRAM
    Li, Xiaocui
    Du, Zhichao
    Wang, Yu
    Duan, Franklin Li
    [J]. MICROELECTRONIC ENGINEERING, 2023, 276
  • [6] Multilevel SOT-MRAM Cell with a Novel Sensing Scheme for High-Density Memory Applications
    Zeinali, Behzad
    Esmaeili, Mahsa
    Madsen, Jens K.
    Moradi, Farshad
    [J]. 2017 47TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2017, : 172 - 175
  • [7] A novel sensing scheme for high-speed & high-density ferroelectric RAM
    Choi, MK
    Jeon, BG
    Song, YJ
    Kim, K
    [J]. JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2002, 40 (04) : 697 - 700
  • [8] Adaptive programming in multi-level cell ReRAM
    Ramadan, Misbah
    Wainstein, Nicolas
    Ginosar, Ran
    Kvatinsky, Shahar
    [J]. MICROELECTRONICS JOURNAL, 2019, 90 : 169 - 180
  • [9] OFFSET COMPENSATING BIT-LINE SENSING SCHEME FOR HIGH-DENSITY DRAMS
    WATANABE, Y
    NAKAMURA, N
    WATANABE, S
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (01) : 9 - 13
  • [10] High-density via RRAM cell with multi-level setting by current compliance circuits
    Hsieh, Yu-Cheng
    Lin, Yu-Cheng
    Huang, Yao-Hung
    Chih, Yu-Der
    Chang, Jonathan
    Lin, Chrong-Jung
    King, Ya-Chin
    [J]. DISCOVER NANO, 2024, 19 (01)