Optical centralized shared bus architecture for high-performance multiprocessing systems

被引:0
|
作者
Han, XL [1 ]
Chen, RT [1 ]
机构
[1] Univ Texas, Dept Elect & Comp Engn, Microelect Res Ctr, Austin, TX 78712 USA
来源
关键词
optical interconnect; shared bus; switched media; multiprocessing; centralized shared memory multiprocessor; optoelectronic interface;
D O I
10.1117/12.475479
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
With the increasing demand for solving more complex problems, high-performance multiprocessing systems are attracting more and more research efforts. One of the challenges is to effectively support the communications among the processes running in parallel on the multiprocessors. Due to the physical limitations of electrical interconnects, interconnection networks impose a potential bottleneck limiting the overall performance. On the other hand, optics has many advantages as an interconnect technology. In this paper, benefits of optics are evaluated along with a comparison of two mainstream system topologies, shared bus and switched media. This analysis leads to an innovative interconnect architecture, optical centralized shared bus. The crucial design aspects of this architecture, including system organization, working principle, and conversion between free-space propagation and substrate-guided mode propagation by using volume holographic gratings, are delineated. To ensure the feasibility of using this architecture as high-performance interconnection networks in real multiprocessing systems, a PCI implementation of the centralized shared memory multiprocessor system is proposed. In this prototype, the required connectivity is accomplished by using the optical centralized shared bus architecture. Some preliminary results are presented.
引用
收藏
页码:62 / 70
页数:9
相关论文
共 50 条
  • [21] A Many-Ported and Shared Memory Architecture for High-Performance ADAS SoCs
    Luan, Hao
    Yao, Yu
    Huang, Chang
    IEEE DESIGN & TEST, 2022, 39 (06) : 5 - 15
  • [22] High performance cycle detection scheme for multiprocessing systems
    Kim, JG
    HIGH PERFORMANCE COMPUTING - HIPC 2004, 2004, 3296 : 484 - 493
  • [23] PCBN - A HIGH-PERFORMANCE PARTITIONABLE CIRCULAR BUS NETWORK FOR DISTRIBUTED SYSTEMS
    WOO, TK
    SU, SYW
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1993, 4 (12) : 1298 - 1307
  • [24] Bus encoding for low-power high-performance memory systems
    Chang, N
    Kim, K
    Cho, J
    37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 800 - 805
  • [25] A high performance bus communication architecture through bus splitting
    Lu, RB
    Koh, CK
    ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 751 - 755
  • [27] Superpipelined high-performance optical-flow computation architecture
    Diaz, Javier
    Ros, Eduardo
    Agis, Rodrigo
    Luis Bernier, Jose
    COMPUTER VISION AND IMAGE UNDERSTANDING, 2008, 112 (03) : 262 - 273
  • [28] Design and Implementation of High-Performance Master/Slave Memory Controller with Microcontroller Bus Architecture
    Ramagundam, Shashisekhar
    Das, Sunil R.
    Morton, Scott
    Biswas, Satyendra N.
    Groza, Voicu
    Assaf, Mansour H.
    Petriu, Emil M.
    2014 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE (I2MTC) PROCEEDINGS, 2014, : 10 - 15
  • [29] OPTICAL SERIAL HIGHWAY FOR CAMAC SYSTEM USING HIGH-PERFORMANCE OPTICAL BUS ADAPTERS.
    Nishitani, Takeo
    Ohasa, Kazumi
    Tsukada, Kazumasa
    Ohgushi, Yoshio
    Journal of Lightwave Technology, 1985, LT-3 (03) : 525 - 531
  • [30] High-Performance Traffic Workload Architecture for Testing DPI Systems
    Santos, Alysson
    Fernandes, Stenio
    Antonello, Rafael
    Lopes, Petronio, Jr.
    Sadok, Djamel
    Szabo, Geza
    2011 IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE (GLOBECOM 2011), 2011,