共 50 条
- [22] High performance cycle detection scheme for multiprocessing systems HIGH PERFORMANCE COMPUTING - HIPC 2004, 2004, 3296 : 484 - 493
- [24] Bus encoding for low-power high-performance memory systems 37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 800 - 805
- [25] A high performance bus communication architecture through bus splitting ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 751 - 755
- [26] Performance analysis of multiprocessor systems with bus architecture Matsunaga, Toshio, 1600, (22):
- [28] Design and Implementation of High-Performance Master/Slave Memory Controller with Microcontroller Bus Architecture 2014 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE (I2MTC) PROCEEDINGS, 2014, : 10 - 15
- [30] High-Performance Traffic Workload Architecture for Testing DPI Systems 2011 IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE (GLOBECOM 2011), 2011,