Optical centralized shared bus architecture for high-performance multiprocessing systems

被引:0
|
作者
Han, XL [1 ]
Chen, RT [1 ]
机构
[1] Univ Texas, Dept Elect & Comp Engn, Microelect Res Ctr, Austin, TX 78712 USA
来源
关键词
optical interconnect; shared bus; switched media; multiprocessing; centralized shared memory multiprocessor; optoelectronic interface;
D O I
10.1117/12.475479
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
With the increasing demand for solving more complex problems, high-performance multiprocessing systems are attracting more and more research efforts. One of the challenges is to effectively support the communications among the processes running in parallel on the multiprocessors. Due to the physical limitations of electrical interconnects, interconnection networks impose a potential bottleneck limiting the overall performance. On the other hand, optics has many advantages as an interconnect technology. In this paper, benefits of optics are evaluated along with a comparison of two mainstream system topologies, shared bus and switched media. This analysis leads to an innovative interconnect architecture, optical centralized shared bus. The crucial design aspects of this architecture, including system organization, working principle, and conversion between free-space propagation and substrate-guided mode propagation by using volume holographic gratings, are delineated. To ensure the feasibility of using this architecture as high-performance interconnection networks in real multiprocessing systems, a PCI implementation of the centralized shared memory multiprocessor system is proposed. In this prototype, the required connectivity is accomplished by using the optical centralized shared bus architecture. Some preliminary results are presented.
引用
收藏
页码:62 / 70
页数:9
相关论文
共 50 条
  • [41] High-performance mixed PRML architecture for optical data storage system
    Lee, J
    Ryu, EJ
    Lee, JW
    Cho, ES
    Konakov, M
    Lee, J
    Lee, J
    Chae, H
    Lee, H
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (5B): : 3436 - 3439
  • [42] A Parallel, High-Performance Bus Interconnection Scheme
    Li, Kang
    Fan, Yong
    Zhao, Qing-He
    Hao, Yue
    2011 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL (ICECC), 2011, : 90 - 92
  • [43] High-performance optoelectronic hierarchical bus system
    Fa, JH
    Zhao, CH
    Liu, J
    Chen, RT
    OPTOELECTRONIC INTERCONNECTS V, 1998, 3288 : 164 - 174
  • [44] Bus bars suit high-performance switching
    Brandmier, Ken
    Electronic Products (Garden City, New York), 2010, 52 (08):
  • [45] PARALLEL POLYGON SCAN CONVERSION ALGORITHMS - PERFORMANCE EVALUATION ON A SHARED BUS ARCHITECTURE
    GHOSAL, D
    PATNAIK, LM
    COMPUTERS & GRAPHICS, 1986, 10 (01) : 7 - 25
  • [46] POSH: Paris OpenSHMEM A High-Performance OpenSHMEM Implementation for Shared Memory Systems
    Coti, Camille
    2014 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE, 2014, 29 : 2422 - 2431
  • [47] High-performance VLSI architecture of decision feedback equalizer for gigabit systems
    Lin, Chih-Hsiu
    Wu, An-Yeu
    Li, Fan-Min
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (09) : 911 - 915
  • [48] High-Performance Networked SCADA Architecture for Safety-Critical Systems
    Atlagic, Branislav
    Milinkov, Dejan
    Sagi, Mihaly
    Bogovac, Bojan
    2011 2ND EASTERN EUROPEAN REGIONAL CONFERENCE ON THE ENGINEERING OF COMPUTER BASED SYSTEMS (ECBS-EERC), 2011, : 147 - 148
  • [49] Poster: A Novel Shared Memory Framework for Distributed Deep Learning in High-Performance Computing Architecture
    Ahn, Shinyoung
    Kim, Joongheon
    Kang, Sungwon
    PROCEEDINGS 2018 IEEE/ACM 40TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING - COMPANION (ICSE-COMPANION, 2018, : 191 - 192
  • [50] An architecture for high-performance scalable shared-memory multiprocessors exploiting on-chip integration
    Acacio, ME
    González, J
    García, JM
    Duato, J
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2004, 15 (08) : 755 - 768