A Many-Ported and Shared Memory Architecture for High-Performance ADAS SoCs

被引：2
|
作者：
Luan, Hao [1 ]
Yao, Yu [1 ]
Huang, Chang [2 ]
机构：
[1] Horizon Robot, Shanghai 201210, Peoples R China
[2] Horizon Robot, Beijing 100094, Peoples R China
来源：
IEEE DESIGN & TEST | 2022年 / 39卷 / 06期
关键词：
ADAS; heterogeneous; Interconnect; Many Core SoC; Shared Memory;
D O I：
10.1109/MDAT.2022.3202997
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This article presents a shared memory architecture to enable high data throughput among multiple parallel accesses native to advanced driver assistance system (ADAS) applications. © 2013 IEEE.
引用
收藏
页码：5 / 15
页数：11
相关论文
共 50 条
  • [1] Combinatorics and Geometry for the Many-ported, Distributed and Shared Memory Architecture
    Luan, Hao
    Gatherer, Alan
    2020 14TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), 2020,
  • [2] Efficient Implementation of Many-Ported Memories by Using Standard-Cell Memory Approach
    Marinberg, Hanan
    Garzon, Esteban
    Noy, Tzachi
    Lanuzza, Marco
    Teman, Adam
    IEEE ACCESS, 2023, 11 : 94885 - 94897
  • [3] Memory Design Considerations for High-performance Networking SoCs
    Arsovski, Igor
    Li, Qing
    Kuemerle, Mark
    Tu, Rui
    Pilo, Harold
    2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2013, : 286 - 289
  • [4] Poster: A Novel Shared Memory Framework for Distributed Deep Learning in High-Performance Computing Architecture
    Ahn, Shinyoung
    Kim, Joongheon
    Kang, Sungwon
    PROCEEDINGS 2018 IEEE/ACM 40TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING - COMPANION (ICSE-COMPANION, 2018, : 191 - 192
  • [5] An architecture for high-performance scalable shared-memory multiprocessors exploiting on-chip integration
    Acacio, ME
    González, J
    García, JM
    Duato, J
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2004, 15 (08) : 755 - 768
  • [6] A High-performance VLSI Architecture of the PRESENT Cipher and its Implementations for SoCs
    Pandey, Jai Gopal
    Goel, Tarun
    Nayak, Mausam
    Mitharwal, Chhavi
    Karmakar, Abhijit
    Singh, Raj
    2018 31ST IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2018, : 96 - 101
  • [7] Trojan: A high-performance simulator for shared memory architectures
    Park, D
    Saavedra, RH
    PROCEEDINGS OF THE 29TH ANNUAL SIMULATION SYMPOSIUM, 1996, : 44 - 53
  • [8] DCOS: Cache embedded switch architecture for distributed shared memory multiprocessor SoCs
    Kim, Daewook
    Kim, Manho
    Sobelman, Gerald E.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 979 - +
  • [9] Optical centralized shared bus architecture for high-performance multiprocessing systems
    Han, XL
    Chen, RT
    PHOTONICS PACKAGING AND INTEGRATION III, 2003, 4997 : 62 - 70
  • [10] Dual-Control Self-Healing Architecture for High-Performance Radio SoCs
    Chien, Charles
    Tang, Adrian
    Hsiao, Frank
    Chang, Mau-Chung Frank
    IEEE DESIGN & TEST OF COMPUTERS, 2012, 29 (06): : 40 - 51
12345