Optical centralized shared bus architecture for high-performance multiprocessing systems

被引:0
|
作者
Han, XL [1 ]
Chen, RT [1 ]
机构
[1] Univ Texas, Dept Elect & Comp Engn, Microelect Res Ctr, Austin, TX 78712 USA
来源
关键词
optical interconnect; shared bus; switched media; multiprocessing; centralized shared memory multiprocessor; optoelectronic interface;
D O I
10.1117/12.475479
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
With the increasing demand for solving more complex problems, high-performance multiprocessing systems are attracting more and more research efforts. One of the challenges is to effectively support the communications among the processes running in parallel on the multiprocessors. Due to the physical limitations of electrical interconnects, interconnection networks impose a potential bottleneck limiting the overall performance. On the other hand, optics has many advantages as an interconnect technology. In this paper, benefits of optics are evaluated along with a comparison of two mainstream system topologies, shared bus and switched media. This analysis leads to an innovative interconnect architecture, optical centralized shared bus. The crucial design aspects of this architecture, including system organization, working principle, and conversion between free-space propagation and substrate-guided mode propagation by using volume holographic gratings, are delineated. To ensure the feasibility of using this architecture as high-performance interconnection networks in real multiprocessing systems, a PCI implementation of the centralized shared memory multiprocessor system is proposed. In this prototype, the required connectivity is accomplished by using the optical centralized shared bus architecture. Some preliminary results are presented.
引用
收藏
页码:62 / 70
页数:9
相关论文
共 50 条
  • [1] Improvement of multiprocessing performance by using optical centralized shared bus
    Han, XL
    Chen, RT
    PHOTONICS PACKAGING AND INTEGRATION IV, 2004, 5358 : 80 - 89
  • [2] An optical centralized shared-bus architecture demonstrator for microprocessor-to-memory interconnects
    Han, XL
    Kim, G
    Lipovski, GJ
    Chen, RT
    IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 2003, 9 (02) : 512 - 517
  • [3] A high-performance bus architecture for strongly coupled interconnects
    Skoufis, Michael N.
    Karmarkar, Kedar
    Haniotakis, Themistoklis
    Tragoudas, Spyros
    ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2008, : 407 - +
  • [4] MULTIPROCESSING IN HIGH-PERFORMANCE IP ROUTERS
    TANTAWY, A
    ZITTERBART, M
    IFIP TRANSACTIONS C-COMMUNICATION SYSTEMS, 1993, 9 : 235 - 254
  • [5] VME OPTICAL BACKPLANE BUS FOR HIGH-PERFORMANCE COMPUTER
    CHEN, RT
    OPTOELECTRONICS-DEVICES AND TECHNOLOGIES, 1994, 9 (01): : 81 - 94
  • [6] Design and Research of High-Performance Optical Bus Control System
    Zhong, Shunshun
    Zhou, Haibo
    Duan, Lian
    Ma, Zhu
    Zhang, Fan
    Duan, Ji'an
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2024, 42 (23) : 8255 - 8262
  • [7] Architecture for High-Performance Graphic Systems.
    Carinalli, Charles
    Elektronik Munchen, 1986, 35 (21): : 89 - 92
  • [8] A High-Performance Network Architecture for Scalable Optical Datacenters
    Rastegarfar, Houman
    Khavari, Khashayar
    LaRochelle, Sophie
    Rusch, Leslie Ann
    Leon-Garcia, Alberto
    2011 IEEE PHOTONICS CONFERENCE (PHO), 2011, : 439 - +
  • [9] A Reconfigurable High-Performance Optical Data Center Architecture
    Liu, Chong
    Xu, Maotong
    Subramaniam, Suresh
    2016 IEEE GLOBAL COMMUNICATIONS CONFERENCE (GLOBECOM), 2016,
  • [10] RAPID for high-performance computing systems: architecture and performance evaluation
    Kodi, Avinash Karanth
    Louri, Ahmed
    APPLIED OPTICS, 2006, 45 (25) : 6326 - 6334