A processor-coprocessor architecture for high end video applications

被引:0
|
作者
Maas, E
Herrmann, D
Ernst, R
Ruffer, P
Hasenzahl, S
Seitz, M
机构
关键词
D O I
暂无
中图分类号
O42 [声学];
学科分类号
070206 ; 082403 ;
摘要
High end video applications are still implemented in hardware consisting of many components. Integration of these components on one IC is difficult as they are typically low volume products and often customization is also required, e.g. in studio applications. This is easier on the board level than on an integrated system. Using hardware parameters for customization can partly overcome the flexibility problem with additional hardware costs. Low cost can be obtained by a change in the architecture paradigm to a processor-coprocessor system. This, however, requires careful design space exploration since the performance target is beyond current DSP processors while at the same time flexibility is required. The paper presents the application of high level synthesis [1] and novel Hardware-Software Go-Synthesis tools to design space exploration. It is shown that completely different algorithms can be mapped to the same target system at much a lower cost than the current approaches.
引用
收藏
页码:595 / 598
页数:4
相关论文
共 50 条
  • [21] High-throughput configurable motion estimation processor core for video applications
    Lai, Yeong-Kang
    Chen, Lien-Fei
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2006, 45 (4 B): : 3330 - 3335
  • [22] A Soft Coprocessor Approach for Developing Image and Video Processing Applications on FPGAs
    Deng, Tiantai
    Crookes, Danny
    Woods, Roger
    Siddiqui, Fahad
    JOURNAL OF IMAGING, 2022, 8 (02)
  • [23] GENERAL-PURPOSE VIDEO PROCESSOR FOR HIGH-SPEED FILTERING APPLICATIONS
    AIROLDI, F
    CAVALLOTTI, F
    CREMONESI, A
    RIZZOTTO, GG
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1990, 36 (03) : 334 - 338
  • [24] A Coprocessor Architecture for 80/112-bit Security Related Applications
    Rashid, Muhammad
    Alotaibi, Majid
    CMC-COMPUTERS MATERIALS & CONTINUA, 2023, 74 (03): : 6849 - 6865
  • [25] MPEG4 video communication processor architecture
    Moseler, K
    Chen, R
    Levi, S
    MEDIA PROCESSORS 1999, 1998, 3655 : 76 - 86
  • [26] Media processor architecture for video and imaging on camera phones
    Meehan, Joseph
    Yoo, Youngjun Francis
    Hung, Ching-Yu
    Polley, Mike
    2008 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING, VOLS 1-12, 2008, : 5340 - 5343
  • [27] Architecture for video coding on a processor with an ARM and DSP cores
    Huang, Yung-Sung
    Chieu, Bin-Chang
    MULTIMEDIA TOOLS AND APPLICATIONS, 2011, 54 (02) : 527 - 543
  • [28] Architecture for video coding on a processor with an ARM and DSP cores
    Yung-Sung Huang
    Bin-Chang Chieu
    Multimedia Tools and Applications, 2011, 54 : 527 - 543
  • [29] A High-Throughput Network Processor Architecture for Latency-Critical Applications
    Roy, Sourav
    Kaushik, Arvind
    Agrawal, Rajkumar
    Gergen, Joseph
    Rouwet, Wim
    Arends, John
    IEEE MICRO, 2020, 40 (01) : 50 - 56
  • [30] High-performance ECC processor architecture design for IoT security applications
    Thirumalesu Kudithi
    R. Sakthivel
    The Journal of Supercomputing, 2019, 75 : 447 - 474