A processor-coprocessor architecture for high end video applications

被引:0
|
作者
Maas, E
Herrmann, D
Ernst, R
Ruffer, P
Hasenzahl, S
Seitz, M
机构
关键词
D O I
暂无
中图分类号
O42 [声学];
学科分类号
070206 ; 082403 ;
摘要
High end video applications are still implemented in hardware consisting of many components. Integration of these components on one IC is difficult as they are typically low volume products and often customization is also required, e.g. in studio applications. This is easier on the board level than on an integrated system. Using hardware parameters for customization can partly overcome the flexibility problem with additional hardware costs. Low cost can be obtained by a change in the architecture paradigm to a processor-coprocessor system. This, however, requires careful design space exploration since the performance target is beyond current DSP processors while at the same time flexibility is required. The paper presents the application of high level synthesis [1] and novel Hardware-Software Go-Synthesis tools to design space exploration. It is shown that completely different algorithms can be mapped to the same target system at much a lower cost than the current approaches.
引用
收藏
页码:595 / 598
页数:4
相关论文
共 50 条
  • [31] A novel video signal processor with reconfigurable pipelined architecture
    Lai, YK
    Chen, LG
    Chiang, MC
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 73 - 76
  • [32] A 165-GOPS motion estimation processor with adaptive dual-array architecture for high quality video-encoding applications
    Hanami, A
    Scotzniovsky, S
    Ishihara, K
    Matsumura, T
    Takeuchi, S
    Ohkuma, H
    Nishigaki, K
    Suzuki, H
    Kazayama, M
    Yoshida, T
    Tsuchihashi, K
    IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, 1998, : 169 - 172
  • [33] High-performance ECC processor architecture design for IoT security applications
    Kudithi, Thirumalesu
    Sakthivel, R.
    JOURNAL OF SUPERCOMPUTING, 2019, 75 (01): : 447 - 474
  • [34] SIGNAL PROCESSOR ARCHITECTURE FOR HIGH-PERFORMANCE REAL-TIME APPLICATIONS
    ISHSHALOM, J
    KAZANZIDES, P
    REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 1989, : 184 - 193
  • [35] Design and implementation of anchor coprocessor architecture for wireless node localization applications
    Biswas, Rathindra Nath
    Saha, Anurup
    Mitra, Swarup Kumar
    Naskar, Mrinal Kanti
    PEER-TO-PEER NETWORKING AND APPLICATIONS, 2024, 17 (02) : 961 - 984
  • [36] Design and implementation of anchor coprocessor architecture for wireless node localization applications
    Rathindra Nath Biswas
    Anurup Saha
    Swarup Kumar Mitra
    Mrinal Kanti Naskar
    Peer-to-Peer Networking and Applications, 2024, 17 : 961 - 984
  • [37] Video converter targets high-end display applications
    Schweber, B
    EDN, 2000, 45 (10) : 30 - 30
  • [38] High performance associative coprocessor architecture for advanced database searching
    Layer, C
    Pfleiderer, HJ
    PROCEEDINGS OF THE IASTED INTERNATIONAL CONFERENCE ON DATABASES AND APPLICATIONS, 2004, : 87 - 92
  • [39] Reconfigurable architecture for video applications
    Lian, Chung-, Jr.
    Tseng, Po-Chih
    Chen, Tung-Chien
    Chang, Yu-Wei
    Chen, Liang-Gee
    20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 21 - +
  • [40] WAVEFRONT ARRAY PROCESSOR - LANGUAGE, ARCHITECTURE, AND APPLICATIONS
    KUNG, SY
    ARUN, KS
    GALEZER, RJ
    RAO, DVB
    IEEE TRANSACTIONS ON COMPUTERS, 1982, 31 (11) : 1054 - 1066