A processor-coprocessor architecture for high end video applications

被引:0
|
作者
Maas, E
Herrmann, D
Ernst, R
Ruffer, P
Hasenzahl, S
Seitz, M
机构
关键词
D O I
暂无
中图分类号
O42 [声学];
学科分类号
070206 ; 082403 ;
摘要
High end video applications are still implemented in hardware consisting of many components. Integration of these components on one IC is difficult as they are typically low volume products and often customization is also required, e.g. in studio applications. This is easier on the board level than on an integrated system. Using hardware parameters for customization can partly overcome the flexibility problem with additional hardware costs. Low cost can be obtained by a change in the architecture paradigm to a processor-coprocessor system. This, however, requires careful design space exploration since the performance target is beyond current DSP processors while at the same time flexibility is required. The paper presents the application of high level synthesis [1] and novel Hardware-Software Go-Synthesis tools to design space exploration. It is shown that completely different algorithms can be mapped to the same target system at much a lower cost than the current approaches.
引用
收藏
页码:595 / 598
页数:4
相关论文
共 50 条
  • [1] A DSP-coprocessor architecture for image/video applications
    Liang, MX
    Chen, J
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1601 - 1604
  • [2] Architecture and applications of the HiPAR video signal processor
    Ronner, K
    Kneip, J
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1996, 6 (01) : 56 - 66
  • [3] A high performance processor architecture for multimedia applications
    Khan, Shafqat
    Rashid, Muhammad
    Javaid, Faraz
    COMPUTERS & ELECTRICAL ENGINEERING, 2018, 66 : 14 - 29
  • [4] Reconfigurable Processor Architecture For High Speed Applications
    Iqbal, M. Aqeel
    Awan, Uzma Saeed
    2009 IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE, VOLS 1-3, 2009, : 624 - +
  • [5] High performance low power BinDCT coprocessor for wireless video applications
    Dang, PP
    Nguyen, TQ
    Tran, TD
    REAL-TIME IMAGING VIII, 2004, 5297 : 254 - 263
  • [6] Video-Active RAM: A Processor-in-Memory Architecture for Video Coding Applications
    Sayed, Mohammed
    Badawy, Wael
    Jullien, Graham
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 2968 - 2971
  • [7] Reconfigurable Filter Coprocessor Architecture for DSP Applications
    S. Ramanathan
    S.K. Nandy
    V. Visvanathan
    Journal of VLSI signal processing systems for signal, image and video technology, 2000, 26 : 333 - 359
  • [8] Reconfigurable filter coprocessor architecture for DSP applications
    Ramanathan, S
    Nandy, SK
    Visvanathan, V
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2000, 26 (03): : 333 - 359
  • [9] RC64600 - a new high end processor architecture
    Maynard, Mike
    Electronic Engineering (London), 1999, 71 (874): : 51 - 53
  • [10] THE ARCHITECTURE OF A PROCESSOR ARRAY FOR VIDEO DECOMPRESSION
    MAYER, AC
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1993, 39 (03) : 565 - 569