共 50 条
- [1] A DSP-coprocessor architecture for image/video applications 2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1601 - 1604
- [4] Reconfigurable Processor Architecture For High Speed Applications 2009 IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE, VOLS 1-3, 2009, : 624 - +
- [5] High performance low power BinDCT coprocessor for wireless video applications REAL-TIME IMAGING VIII, 2004, 5297 : 254 - 263
- [6] Video-Active RAM: A Processor-in-Memory Architecture for Video Coding Applications 2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 2968 - 2971
- [7] Reconfigurable Filter Coprocessor Architecture for DSP Applications Journal of VLSI signal processing systems for signal, image and video technology, 2000, 26 : 333 - 359
- [8] Reconfigurable filter coprocessor architecture for DSP applications JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2000, 26 (03): : 333 - 359
- [9] RC64600 - a new high end processor architecture Electronic Engineering (London), 1999, 71 (874): : 51 - 53