Test and Diagnosis Pattern Generation for Dynamic Bridging Faults and Transition Delay Faults

被引:0
|
作者
Wu, Cheng-Hung [1 ]
Lee, Saint James [1 ]
Lee, Kuen-Jong [1 ]
机构
[1] Natl Cheng Kung Univ, Tainan, Taiwan
关键词
Fault diagnosis; transition fault; dynamic bridging fault; diagnosis pattern generation; test compaction;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
A dynamic bridging fault (DBF) induces a transition delay on a circuit node and hence has fault effects similar to a transition delay fault (TDF). However the causes of these two types of faults are quite different: a DBF is due to the bridging effects between two circuit nodes, while a TDF is due to a node itself or the logic connected to the node. In this paper we present an efficient test and diagnosis pattern generation procedure to detect DBFs and TDFs as well as to distinguish them such that the exact sources of defects can be identified during the yield ramping process. We first analyze the dominance relation between a DBF and its corresponding TDF. A new circuit model called the inverse DBF (IDBF) model is then employed which can transform the problem of distinguishing a pair of a DBF and a TDF into the problem of detecting the inverse DBF. The pattern generation process can then be done by using an ATPG tool for dynamic bridging faults. A complete procedure to generate both test and diagnosis patterns to detect all testable TDFs and DBFs as well as to distinguish them is then presented. In this flow all TDFs, DBFs, and all fault pairs between the two types of faults can be modeled in a single circuit and dealt with in a few ATPG runs. Thus the pattern generation process is quite efficient and very compact pattern sets can be obtained by utilizing the test pattern compaction feature of the ATPG tool. Experimental results on ISCAS89 benchmarks show that our procedure can detect all detectable TDFs and DBFs and 99.94% of fault pairs between DBFs and TDFs can either be distinguished or identified as equivalent-fault pairs.
引用
收藏
页码:755 / 760
页数:6
相关论文
共 50 条
  • [41] EFFECTS OF RACES, DELAYS, AND DELAY FAULTS ON TEST GENERATION
    BREUER, MA
    IEEE TRANSACTIONS ON COMPUTERS, 1974, C 23 (10) : 1078 - 1092
  • [42] Diagnosis technique for Clustered Multiple Transition Delay Faults
    You, Yan-Shen
    Liu, Chih-Yan
    Wu, Mu-Ting
    Chen, Po-Wei
    Li, James Chien-Mo
    2020 IEEE INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA 2020), 2020, : 53 - 58
  • [43] A Diagnosis Pattern Generation Procedure to Distinguish Between Stuck-at and Bridging Faults in Digital Circuits
    Madhumithaa, S. P. M.
    Aravind, S.
    Harish, S. P.
    Prabhu, Ramakrishna Ch
    Anita, J. P.
    PROCEEDINGS OF THE 2019 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL SYSTEMS (ICCS), 2019, : 321 - 325
  • [44] On Detecting Transition Faults in the Presence of Clock Delay Faults
    Higami, Yoshinobu
    Takahashi, Hiroshi
    Kobayashi, Shin-ya
    Saluja, Kewal K.
    2011 20TH ASIAN TEST SYMPOSIUM (ATS), 2011, : 1 - 6
  • [45] RESIST - A RECURSIVE TEST PATTERN GENERATION ALGORITHM FOR PATH DELAY FAULTS CONSIDERING VARIOUS TEST CLASSES
    FUCHS, K
    PABST, M
    ROSSEL, T
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (12) : 1550 - 1562
  • [46] Sequential circuit test generation for IDDQ testing of bridging faults
    Higami, Y
    Maeda, T
    Kinoshita, K
    IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1997, : 12 - 16
  • [47] Automatic Test Pattern Generation for Double Stuck-at Faults Based on Test Patterns of Single Faults
    Wang, Peikun
    Gharehbaghi, Amir Masoud
    Fujita, Masahiro
    PROCEEDINGS OF THE 2019 20TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2019, : 284 - 290
  • [48] Generation of broadside transition fault test sets that detect four-way bridging faults
    Pomeranz, Irith
    Reddy, Sudhakar M.
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 905 - +
  • [49] CMOS TRANSISTOR FAULTS AND BRIDGING FAULTS - TESTABILITY BY DELAY EFFECTS AND OVERCURRENTS
    HUBNER, U
    MEYER, W
    VIERHAUS, HT
    MICROPROCESSING AND MICROPROGRAMMING, 1992, 35 (1-5): : 377 - 382
  • [50] Test pattern generation for power supply droop faults
    Mitra, D
    Bhattacharjee, S
    Sur-Kolay, S
    Bhattacharya, BB
    Zachariah, ST
    Kundu, S
    19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 343 - 348