Advanced surface cleaning strategy for 65nm CMOS device performance enhancement

被引：3
|
作者：
Arnaud, F
Bernard, H
Beverina, A
El-Farhane, R
Duriez, B
Barla, K
Levy, D
机构：
[1] STMicroelect, F-38920 Crolles, France
[2] Philips Semicond, F-38920 Crolles, France
来源：
ULTRA CLEAN PROCESSING OF SILICON SURFACES VII | 2005年 / 103-104卷
关键词：
dopant consumption; low temperature cleaning; CMOS device performance;
D O I：
10.4028/www.scientific.net/SSP.103-104.37
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
This paper investigates low temperature cleaning steps solutions (T degrees < 30 degrees) developed to enhance the 65 nm transistor performance. A complete cleaning recipes optimization is realized in term of silicon consumption and defectiveness for pre-furnace clean (RCA or HFRCA), post gate etch clean PGEC (HF-SPM-SC1) and post ash clean PAC (SPM-SC1) operations. The silicon recess and the dopants consumption are reduced by using low temperature SC1 steps. Transistor drivability is improved by 8% and 7% for NMOS and PMOS respectively.
引用
收藏
页码：37 / 40
页数：4
相关论文
共 50 条
  • [1] Advanced Spice Modeling for 65nm CMOS Technology
    Yang, Lianfeng
    Cui, Meng
    Ma, James
    He, Jia
    Wang, Wei
    Wong, Waisum
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 436 - +
  • [2] Chemical dry cleaning technology for reliable 65nm CMOS contact to NiSix
    Honda, M
    Tsutsumi, K
    Harakawa, H
    Nomachi, A
    Murakami, K
    Ooya, K
    Kudou, T
    Nagamatsu, T
    Ezawa, H
    PROCEEDINGS OF THE IEEE 2005 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2005, : 194 - 196
  • [3] RF Passive Device Modeling and Characterization in 65nm CMOS Technology
    Lourandakis, Errikos
    Stefanou, Stefanos
    Nikellis, Konstantinos
    Bantas, Sotiris
    PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2013), 2013, : 658 - 664
  • [4] European 65nm CMOS disclosed
    不详
    ELECTRONICS WORLD, 2003, 109 (1812): : 8 - 8
  • [5] High performance CMOS variability in the 65nm regime and beyond
    Nassif, Sani
    Bernstein, Kerry
    Frank, David J.
    Gattiker, Anne
    Haensch, Wilfried
    Ji, Brian L.
    Nowak, Ed
    Pearson, Dale
    Rohrer, Norman J.
    2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 569 - 571
  • [6] A bandgap reference in 65nm CMOS
    Zhang Jun-an
    Li Guang-jun
    Yan Bo
    Luo Pu
    Yang Yu-jun
    Zhang Rui-tao
    Li Xi
    7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,
  • [7] Ultra-low cost and high performance 65nm CMOS device fabricated with plasma doping
    Lallement, F
    Duriez, B
    Grouillet, A
    Arnaud, F
    Tavel, B
    Wacquant, F
    Stolk, P
    Woo, M
    Erokhin, Y
    Scheuer, J
    Godet, L
    Weeman, J
    Distaso, D
    Lenoble, D
    2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2004, : 178 - 179
  • [8] An Operational Amplifier for High Performance Pipelined ADCs in 65nm CMOS
    Payami, Sima
    Ojani, Amin
    2012 NORCHIP, 2012,
  • [9] 65nm CMOS BULK to SOI comparison
    Pelloie, J. L.
    Laplanche, Y.
    Chen, T. F.
    Huang, Y. T.
    Liu, P. W.
    Chiang, W. T.
    Huang, M. Y. T.
    Tsai, C. H.
    Cheng, Y. C.
    Tsai, C. T.
    Ma, G. H.
    2007 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 2007, : 69 - +
  • [10] Lithography strategy for 65nm node
    Borodovsky, Y
    Schenker, R
    Allen, G
    Tejnil, E
    Hwang, D
    Lo, FC
    Singh, V
    Gleason, R
    Brandenburg, J
    Bigwood, R
    PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY IX, 2002, 4754 : 1 - 14
12345