Control System Design and Implementation by Using a 32-bit System-on-chip (I) Software Design

被引：0
|
作者：
Zhang, Yi [1 ]
Wang, Niu [1 ]
Haddad, Azzam
机构：
[1] Chongqing Univ, Fac Automat, Chongqing, Peoples R China
来源：
2010 INTERNATIONAL CONFERENCE ON MANAGEMENT SCIENCE AND ENGINEERING (MSE 2010), VOL 2 | 2010年
关键词：
System-on-chip (SoC); Control System Processing; 32-bit arithmetic; targeted processors approach; delta canonic structure;
D O I：
暂无
中图分类号：
C93 [管理学]; O22 [运筹学];
学科分类号：
070105 ; 12 ; 1201 ; 1202 ; 120202 ;
摘要：
This study addresses the software framework of control system processing based on the modified delta canonic structure for System-on-chip(SoC) that is being developed for adaptive, high-performance, embedded real-time control applications. To accomplish the software design of control system processing for SoC, the targeted processors approach is used to convert the conventional control law to the modified delta canonic structure, in which the 32-bit numerical format of variables in form of state space expression was established against the typical 27-bit. Based on the comparative experiment data between continuous control system and digital control system, it is concluded the software design for SoC has more accuracy to describe the continuous control system by using the targeted processors approach.
引用
收藏
页码：34 / 37
页数：4
相关论文
共 50 条
  • [41] THE DESIGN OF DEDICATED 32-BIT PROCESSORS
    HORIGUCHI, S
    YOSHIMURA, H
    NAGATANI, M
    FUKAMI, K
    IEEE DESIGN & TEST OF COMPUTERS, 1987, 4 (03): : 52 - 58
  • [42] Fast Software Implementation of QUARK on a 32-Bit Architecture
    Cabral, Roberto
    Lopez, Julio
    LIGHTWEIGHT CRYPTOGRAPHY FOR SECURITY AND PRIVACY, LIGHTSEC 2015, 2016, 9542 : 115 - 130
  • [43] Efficient software implementation of AES on 32-bit platforms
    Bertoni, G
    Breveglieri, L
    Fragneto, P
    Macchetti, M
    Marchesin, S
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2002, 2002, 2523 : 159 - 171
  • [44] Design and CMOS Implementation of a Low Power System-on-chip Integrated Circuit
    Gu, Haolin
    Shan, Weiwei
    Yu, Yunfan
    Lu, Yinchao
    FRONTIERS OF MANUFACTURING AND DESIGN SCIENCE II, PTS 1-6, 2012, 121-126 : 755 - 759
  • [45] Design and implementation of reconfigurable and flexible test access mechanism for system-on-chip
    Ebadi, Zahra S.
    Avanaki, Allreza N.
    Saleh, Resve
    Ivanov, Andre
    INTEGRATION-THE VLSI JOURNAL, 2007, 40 (02) : 149 - 160
  • [46] Design and Implementation of 32-bit MIPS-Based RISC Processor
    Patra, Sumit
    Kumar, Sunil
    Verma, Swati
    Kumar, Arvind
    ADVANCES IN VLSI, COMMUNICATION, AND SIGNAL PROCESSING, 2020, 587 : 747 - 757
  • [47] Design and Implementation of a CMOS 4-Bit 12-GS/s Data Acquisition System-on-Chip
    Javid, Behrooz
    Heydari, Payam
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (10) : 2164 - 2175
  • [48] Design and Implementation of 32-bit Functional Unit for RISC architecture applications
    Samanth, Rashmi
    Amin, Ashwini
    Nayak, Subramanya G.
    2020 5TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS' 20), 2020, : 46 - 48
  • [49] 32-BIT PROCESSOR CHIP INTEGRATES MAJOR SYSTEM FUNCTIONS.
    Alpert, Don
    Carberry, Dean
    Yamamura, Mike
    Chow, Ying
    Mak, Phil
    1600, (56):
  • [50] AN I/O SUBSYSTEM FOR A 32-BIT COMPUTER OPERATING SYSTEM
    LENK, RM
    MEAR, CE
    MEIER, ME
    HEWLETT-PACKARD JOURNAL, 1984, 35 (03): : 38 - 41
12345