Control System Design and Implementation by Using a 32-bit System-on-chip (I) Software Design

被引：0
|
作者：
Zhang, Yi [1 ]
Wang, Niu [1 ]
Haddad, Azzam
机构：
[1] Chongqing Univ, Fac Automat, Chongqing, Peoples R China
来源：
2010 INTERNATIONAL CONFERENCE ON MANAGEMENT SCIENCE AND ENGINEERING (MSE 2010), VOL 2 | 2010年
关键词：
System-on-chip (SoC); Control System Processing; 32-bit arithmetic; targeted processors approach; delta canonic structure;
D O I：
暂无
中图分类号：
C93 [管理学]; O22 [运筹学];
学科分类号：
070105 ; 12 ; 1201 ; 1202 ; 120202 ;
摘要：
This study addresses the software framework of control system processing based on the modified delta canonic structure for System-on-chip(SoC) that is being developed for adaptive, high-performance, embedded real-time control applications. To accomplish the software design of control system processing for SoC, the targeted processors approach is used to convert the conventional control law to the modified delta canonic structure, in which the 32-bit numerical format of variables in form of state space expression was established against the typical 27-bit. Based on the comparative experiment data between continuous control system and digital control system, it is concluded the software design for SoC has more accuracy to describe the continuous control system by using the targeted processors approach.
引用
收藏
页码：34 / 37
页数：4
相关论文
共 50 条
  • [21] 32-BIT PROCESSOR CHIP INTEGRATES MAJOR SYSTEM FUNCTIONS
    ALPERT, D
    CARBERRY, D
    YAMAMURA, M
    CHOW, Y
    MAK, P
    ELECTRONICS, 1983, 56 (14): : 113 - 119
  • [22] Hardware/software co-design of a Java']Java co-processor for a 32-bit RISC system and the implementation of the hardware partition
    Fang, W
    Yu, Y
    Hou, XF
    Hao, M
    Dian, H
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 243 - 246
  • [23] System-on-chip design using intellectual properties with imprecise design costs
    Kim, BW
    Kyung, CM
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 625 - 628
  • [24] Using UML activities for System-on-Chip design and synthesis
    Schattkowsky, Tim
    Hausmann, Jan Hendrik
    Engels, Gregor
    MODEL DRIVEN ENGINEERING LANGUAGES AND SYSTEMS, PROCEEDINGS, 2006, 4199 : 737 - 752
  • [25] Imaging system-on-chip: Design and applications
    El Gamal, A
    2003 IEEE LEOS ANNUAL MEETING CONFERENCE PROCEEDINGS, VOLS 1 AND 2, 2003, : 690 - 691
  • [26] Asynchronous techniques for system-on-chip design
    Martin, Alain J.
    Nystroem, Mika
    PROCEEDINGS OF THE IEEE, 2006, 94 (06) : 1089 - 1120
  • [27] SoCDAL: System-on-chip design accelerator
    Ahn, Yongjin
    Han, Keesung
    Lee, Ganghee
    Song, Hyunjik
    Yoo, Junhee
    Choi, Kiyoung
    Feng, Xingguang
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2008, 13 (01)
  • [28] Design of the TRIO system-on-chip for aerospace
    Kottaras, G
    Sarris, E
    Paschalidis, B
    Stamatopoulos, N
    Paschalidis, N
    IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 2004, 40 (03) : 862 - 878
  • [29] System-on-chip design: Engineering or art
    Stamenkovic, Z.
    2006 25TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2006, : 401 - 408
  • [30] Testability issues of system-on-chip design
    Novak, F
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2001, 31 (02): : 84 - 87
12345