An analog VLSI time-delay neural network implementation for phoneme recognition

被引:1
|
作者
Gatt, E [1 ]
Micallef, J [1 ]
Chilton, E [1 ]
机构
[1] Univ Malta, Dept Microelect, Msida, Malta
关键词
D O I
10.1109/CNNA.2000.876864
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The paper proposes an analog VLSI neural network chip, which can be cascaded in order to develop a time-delay neural network system for phoneme recognition. Backpropagation learning has been adopted to train the network to recognise phoneme frames extracted from the TIMIT database. A prototype chip. implemented using CMOS 2.0 mum, double metal, double poly technology is also described together with its specifications.
引用
下载
收藏
页码:315 / 320
页数:4
相关论文
共 50 条
  • [41] Fuzzy neural network for phoneme sequence recognition
    Kwan, HK
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 847 - 850
  • [42] Automatic birdsong recognition based on autoregressive time-delay neural networks
    Selouani, S-. A.
    Kardouchi, M.
    Hervet, E.
    Roy, D.
    2005 ICSC Congress on Computational Intelligence Methods and Applications (CIMA 2005), 2005, : 101 - 106
  • [43] Control and 'anticontrol' of chaos in an analog neural network with time delay
    Bondarenko, VE
    CHAOS SOLITONS & FRACTALS, 2002, 13 (01) : 139 - 154
  • [44] VLSI implementation of a neural network classifier
    Mandisodza, RLK
    Luke, DM
    Pochec, P
    1996 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING - CONFERENCE PROCEEDINGS, VOLS I AND II: THEME - GLIMPSE INTO THE 21ST CENTURY, 1996, : 178 - 181
  • [45] VLSI implementation of a functional neural network
    Panagiotopoulos, DA
    Singh, SK
    Newcomb, RW
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 701 - 704
  • [46] Gated Time Delay Neural Network for Speech Recognition
    Chen, Kaibin
    Zhang, Weibin
    Chen, Dongpeng
    Huang, Xiaorong
    Liu, Boji
    Xu, Xiangmin
    2019 3RD INTERNATIONAL CONFERENCE ON MACHINE VISION AND INFORMATION TECHNOLOGY (CMVIT 2019), 2019, 1229
  • [47] Time Delay Recurrent Neural Network for Speech Recognition
    Liu, Boji
    Zhang, Weibin
    Xu, Xiangming
    Chen, Dongpeng
    2019 3RD INTERNATIONAL CONFERENCE ON MACHINE VISION AND INFORMATION TECHNOLOGY (CMVIT 2019), 2019, 1229
  • [48] VLSI IMPLEMENTATION OF A NEURAL NETWORK MODEL
    GRAF, HP
    JACKEL, LD
    HUBBARD, WE
    COMPUTER, 1988, 21 (03) : 41 - 49
  • [49] PROGRAMMABLE CURRENT-MODE NEURAL NETWORK FOR IMPLEMENTATION IN ANALOG MOS-VLSI
    BORGSTROM, TH
    ISMAIL, M
    BIBYK, SB
    IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1990, 137 (02): : 175 - 184
  • [50] Simulation and implementation of an analog VLSI pulse-coupled neural network for image segmentation
    Matolin, D
    Schreiter, J
    Schüffny, R
    Heittmann, A
    Ramacher, U
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2004, : 397 - 400