PROGRAMMABLE CURRENT-MODE NEURAL NETWORK FOR IMPLEMENTATION IN ANALOG MOS-VLSI

被引:10
|
作者
BORGSTROM, TH [1 ]
ISMAIL, M [1 ]
BIBYK, SB [1 ]
机构
[1] OHIO STATE UNIV,DEPT ELECT ENGN,COLUMBUS,OH 43210
来源
关键词
D O I
10.1049/ip-g-2.1990.0027
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents simple and efficient circuit techniques for the implementation of feedback and feedforward neural networks in analogue MOS VLSI. Synaptic weight storage is achieved using programmable threshold-voltage devices, such as the metal-nitride-semiconductor (MNOS) transistor and the floating-gate MOS (FGMOS) transistor. Basic electronic neural functions, such as adaptive weighted summation and sigmoidal nonlinearity functions, are implemented using simple current-mode analogue signal processing building blocks. This is particularly attractive when neural networks of increased complexity are implemented in modern scaled VLSI technologies, where voltage signal handling is severely limited for analogue applications. A four-neuron chip is designed, using the new current-mode building blocks, fabricated and experimentally verified using the MOSIS 2 μm double-poly, double-metal p-well CMOS process. Intensive computer simulation and experimental results are provided.
引用
收藏
页码:175 / 184
页数:10
相关论文
共 50 条
  • [1] CURRENT-MODE SUBTHRESHOLD MOS CIRCUITS FOR ANALOG VLSI NEURAL SYSTEMS
    ANDREOU, AG
    BOAHEN, KA
    POULIQUEN, PO
    PAVASOVIC, A
    JENKINS, RE
    STROHBEHN, K
    [J]. IEEE TRANSACTIONS ON NEURAL NETWORKS, 1991, 2 (02): : 205 - 213
  • [2] Towards Current-Mode Analog Implementation of Deep Neural Network Functions
    Wang, Shihao
    AL-Tamimi, Karama M.
    Hammad, Issam
    El-Sankary, Kamal
    [J]. 2022 20TH IEEE INTERREGIONAL NEWCAS CONFERENCE (NEWCAS), 2022, : 322 - 326
  • [3] A HETEROASSOCIATIVE MEMORY USING CURRENT-MODE MOS ANALOG VLSI CIRCUITS
    BOAHEN, KA
    POULIQUEN, PO
    ANDREOU, AG
    JENKINS, RE
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1989, 36 (05): : 747 - 755
  • [4] A current-mode analog VLSI implementation of a fly elementary motion detector
    Harrison, RR
    Koch, C
    [J]. PROCEEDINGS OF THE 4TH JOINT SYMPOSIUM ON NEURAL COMPUTATION, VOL 7, 1997, : 108 - 114
  • [5] Current-Mode Computation with Noise in a Scalable and Programmable Probabilistic Neural VLSI System
    Lu, Chih-Cheng
    Chen, H.
    [J]. ARTIFICIAL NEURAL NETWORKS - ICANN 2009, PT I, 2009, 5768 : 401 - 409
  • [6] Compact CMOS implementation of a low-power, current-mode programmable cellular neural network
    Ravezzi, L
    Dalla Betta, GF
    Setti, G
    [J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2001, 29 (03) : 299 - 310
  • [7] A CURRENT-MODE CELLULAR NEURAL-NETWORK IMPLEMENTATION
    VARRIENTOS, JE
    SANCHEZSINENCIO, E
    RAMIREZANGULO, J
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1993, 40 (03) : 147 - 155
  • [8] A current-mode approach to CMOS neural network implementation
    Watanabe, K
    Wang, L
    Cha, HW
    Ogawa, S
    [J]. ICA(3)PP 97 - 1997 3RD INTERNATIONAL CONFERENCE ON ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, 1997, : 625 - 637
  • [9] Implementation of current mode circuits for programmable neural network
    Wawryn, K
    Mazurek, A
    [J]. ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 357 - 360
  • [10] VLSI Implementation Of Current Mode Analog Multiplier
    Borkar, Bhushan D.
    Tijare, Ankita D.
    [J]. 2015 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2015, : 531 - 534