System-level modeling and verification of a Micro Pitch-tunable Grating

被引:0
|
作者
Lv Xianglian [1 ]
Xu Jinghui [1 ]
Yu Yiting [1 ]
He Yang [1 ]
Yuan Weizheng [1 ]
机构
[1] NW Polytech Univ, Micro & Nano Electromech Syst Lab, Xian 710072, Peoples R China
关键词
Micro tunable gratings; Macromodel; System hybrid model; Pitch-tunable;
D O I
10.1117/12.867038
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Micro Pitch-tunable Grating based on microeletromechanical systems(MEMS) technology can modulate the grating period dynamically by controlling the drive voltage. The device is so complex that it is impossible to model and sumulation by FEA method or only analysis macromodel. In this paper, a new hybrid system-level modeling method was presented. Firstly the grating was decomposed into function components such as grating beam, supporting beam, electrostatic comb-driver. Block Arnoldi algorithm was used to obtain the numerical macromodel of the grating beams and supporting beams, the analytical macromodels called multi-port-elements(MPEs) of the comb-driver and other parts were also established, and the elements were connected together to form hybrid network for representing the system-level models of the grating in MEME Garden, which is a MEMS CAD tool developed by Micro and Nano Electromechanical Systems Laboratory, Northwestern Polytechnical University. Both frequency and time domain simulation were implemented. The grating was fabricated using silicon-on-glass(SOG) process. The measured working displacement is 16.5 mu m at a driving voltage of 40V. The simulation result is 17.6 mu m which shows an acceptable agreement with the measurement result within the error tolerance of 6.7%. The method proposed in this paper can solve the voltage-displacement simulation problem of this kind of complex grating. It can also be adapted to similar MEMS/MOEMS devices simulations.
引用
收藏
页数:7
相关论文
共 50 条
  • [21] Assertion-Based Verification for System-Level Designs
    Sohofi, Hassan
    Navabi, Zainalabedin
    PROCEEDINGS OF THE FIFTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2014), 2015, : 582 - 588
  • [22] System-level verification methodology for advanced switch fabrics
    Sosa, J
    Montiel-Nelson, JA
    Navarro, H
    Shahdadpuri, M
    Sarmiento, R
    VLSI CIRCUITS AND SYSTEMS, 2003, 5117 : 187 - 198
  • [23] Thermal Modeling and Characterization of the Embedded Micro Wafer Level Package (EMWLP) at the Package- and System-Level
    Hoe, Yen Yi Germaine
    Tang Gongyue
    Sharma, Gaurav
    Pinjala, Damaragunath
    Rao, Vempati Srinivasa
    Chinq, Jong Ming
    Siang, Sharon Lim Pei
    Kumar, Aditya
    Wee, Ho Soon
    Zhang Xiaowu
    Kripesh, V.
    2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 137 - +
  • [24] Observer-based verification using introspection - A system-level verification implementation
    Metzger, M.
    Bastien, F.
    Rousseau, F.
    Vachon, J.
    Aboulhamid, E. M.
    ADVANCES IN DESIGN AND SPECIFICATION LANGUAGES FOR EMBEDDED SYSTEMS, 2007, : 209 - +
  • [25] Random testing for system-level functional verification of system-on-chip
    Ma Qinsheng
    Cao Yang
    Yang Jun
    Wang Min
    JOURNAL OF SYSTEMS ENGINEERING AND ELECTRONICS, 2009, 20 (06) : 1378 - 1383
  • [26] Verification-Purpose Operating System for Microprocessor System-Level Functions
    Gong, Lingkan
    Lu, Jingfen
    IEEE DESIGN & TEST OF COMPUTERS, 2010, 27 (01): : 76 - 84
  • [27] Random testing for system-level functional verification of system-on-chip
    Ma Qinsheng 1
    2.State Key Lab.of Software Engineering
    3.Second Dept.
    JournalofSystemsEngineeringandElectronics, 2009, 20 (06) : 1378 - 1383
  • [28] SEAMCAT modeling system-level EMC Analysis
    Lyubchenko, Stella
    Kermoal, Jean-Philippe
    Hiensch, Stefan
    Koch, Karl
    2014 INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC EUROPE), 2014, : 1299 - 1304
  • [29] System-level modeling of a network switch SoC
    Paul, JM
    Andrews, CP
    Cassidy, AS
    Thomas, DE
    ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2002, : 62 - 67
  • [30] System-level modeling of DSP and embedded processors
    Zivojnovic, V
    Schlager, C
    Fitzner, J
    CONFERENCE RECORD OF THE THIRTY-SECOND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 1730 - 1734