STT-MRAM for embedded memory applications from eNVM to Last Level Cache

被引：0
|
作者：
Wang, Po-Kang [1 ]
机构：
[1] Headway Technol, Milpitas, CA 95035 USA
来源：
2018 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA) | 2018年
关键词：
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
引用
收藏
页数：1
相关论文
共 50 条
  • [41] Write energy optimization for STT-MRAM cache with data pattern characterization
    Xu, Bi
    Zhang, Xiaolong
    Cheng, Yuanqing
    Wang, Zhaohao
    Liu, Dijun
    Zhang, Youguang
    Zhao, Weisheng
    2018 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2018, : 333 - 338
  • [42] Low power and high density STT-MRAM for embedded cache memory using advanced perpendicular MTJ integrations and asymmetric compensation techniques
    Ikegami, K.
    Noguchi, H.
    Kamata, C.
    Amano, M.
    Abe, K.
    Kushida, K.
    Kitagawa, E.
    Ochiai, T.
    Shimomura, N.
    Itai, S.
    Saida, D.
    Tanaka, C.
    Kawasumi, A.
    Hara, H.
    Ito, J.
    Fujita, S.
    2014 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2014,
  • [43] Embedded Systems to High Performance Computing using STT-MRAM
    Senni, Sophiane
    Delobelle, Thibaud
    Coi, Odilia
    Peneau, Pierre-Yves
    Torres, Lionel
    Gamatie, Abdoulaye
    Benoit, Pascal
    Sassatelli, Gilles
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 536 - 541
  • [44] Hierarchical cache configuration based on hybrid SOT- and STT-MRAM
    Han, Shaopu
    Wang, Qiguang
    Jiang, Yanfeng
    AIP ADVANCES, 2023, 13 (02)
  • [45] Development of Embedded STT-MRAM for Mobile System-on-Chips
    Lee, Kangho
    Kang, Seung H.
    IEEE TRANSACTIONS ON MAGNETICS, 2011, 47 (01) : 131 - 136
  • [46] 2 MB Array-Level Demonstration of STT-MRAM Process and Performance Towards L4 Cache Applications
    Alzate, J. G.
    Arslan, U.
    Bai, P.
    Brockman, J.
    Chen, Y. J.
    Das, N.
    Fischer, K.
    Ghani, T.
    Heil, P.
    Hentges, P.
    Jahan, R.
    Littlejohn, A.
    Mainuddin, M.
    Ouellette, D.
    Pellegren, J.
    Pramanik, T.
    Puls, C.
    Quintero, P.
    Rahman, T.
    Sekhar, M.
    Sell, B.
    Seth, M.
    Smith, A. J.
    Smith, A. K.
    Wei, L.
    Wiegand, C.
    Golonzka, O.
    Hamzaoglu, F.
    2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,
  • [47] Approximate Image Storage with Multi-level Cell STT-MRAM Main Memory
    Zhao, Hengyu
    Xue, Linuo
    Chi, Ping
    Zhao, Jishen
    2017 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2017, : 268 - 275
  • [48] 28nm CIS-Compatible Embedded STT-MRAM for Frame Buffer Memory
    Lee, K.
    Kim, D. S.
    Bak, J. H.
    Ko, S. P.
    Lim, W. C.
    Shin, H. C.
    Lee, J. H.
    Park, J. H.
    Jeong, J. H.
    Lee, J. M.
    Kai, T.
    Sato, H.
    Lee, J. W.
    Ryu, K. H.
    Kim, Y. J.
    Han, S. H.
    Seo, B. Y.
    Suh, K. S.
    Kim, H. H.
    Jung, H. T.
    Jang, D. H.
    Ji, N. Y.
    Eom, M. J.
    Kim, I. H.
    Hwang, K. H.
    Song, Y. J.
    Kim, H. S.
    2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2021,
  • [49] Architecture-level energy model for high-capacity STT-MRAM memory
    Lin, Hui
    Yong, Ruoxue
    Jiang, Yanfeng
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2025, 112 (04) : 601 - 616
  • [50] An Energy Efficient Multi-Retention STT-MRAM Memory Architecture for IoT Applications
    Jahannia, Belal
    Ghasemi, Seyed Ali
    Farbeh, Hamed
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (03) : 1431 - 1435
12345