STT-MRAM for embedded memory applications from eNVM to Last Level Cache

被引：0
|
作者：
Wang, Po-Kang [1 ]
机构：
[1] Headway Technol, Milpitas, CA 95035 USA
来源：
2018 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA) | 2018年
关键词：
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
引用
收藏
页数：1
相关论文
共 50 条
  • [31] STT-MRAM array performance improvement through optimization of Ion Beam Etch and MTJ for Last-Level Cache application
    Rao, S.
    Kim, W.
    van Beek, S.
    Kundu, S.
    Perumkunnil, M.
    Cosemans, S.
    Yasin, F.
    Couet, S.
    Carpenter, R.
    O'Sullivan, B. J.
    Sharifi, S. H.
    Jossart, N.
    Souriau, L.
    Goux, L.
    Crotti, D.
    Kar, G. S.
    2021 IEEE INTERNATIONAL MEMORY WORKSHOP (IMW), 2021, : 80 - 83
  • [32] ROCKY: A Robust Hybrid On-Chip Memory Kit for the Processors With STT-MRAM Cache Technology
    Talebi, Mahdi
    Salahvarzi, Arash
    Monazzah, Amir Mahdi Hosseini
    Skadron, Kevin
    Fazeli, Mahdi
    IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (12) : 2198 - 2210
  • [33] R-MRAM: A ROM-Embedded STT MRAM Cache
    Lee, Dongsoo
    Fong, Xuanyao
    Roy, Kaushik
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (10) : 1256 - 1258
  • [34] An Architectural-Level Reliability Improvement Scheme in STT-MRAM Main Memory
    Mahdavi, Nooshin
    Razaghian, Farhad
    Farbeh, Hamed
    MICROPROCESSORS AND MICROSYSTEMS, 2022, 90
  • [35] STT-MRAM memories for loT applications: challenges and opportunities at circuit level and above
    Alioto, Massimo
    2017 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2017,
  • [36] STT-MRAM memories for IoT applications: challenges and opportunities at circuit level and above
    Alioto, Massimo
    2017 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2017,
  • [37] Enabling a Reliable STT-MRAM Main Memory Simulation
    Asifuzzaman, Kazi
    Sanchez Verdejo, Rommel
    Radojkovic, Petar
    MEMSYS 2017: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, 2017, : 283 - 292
  • [38] Embedded STT-MRAM Energy Analysis for Intermittent Applications using Mean Standby Duration
    Hossain, Mousam
    Salehi, Soheil
    Mulvaney, Daniel
    DeMara, Ronald
    2021 28TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (IEEE ICECS 2021), 2021,
  • [39] Evaluation of Spin-Hall-assisted STT-MRAM for Cache Replacement
    Chang, Liang
    Wang, Zhaohao
    Gao, Yuqian
    Kang, Wang
    Zhang, Youguang
    Zhao, Weisheng
    PROCEEDINGS OF THE 2016 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), 2016, : 73 - 78
  • [40] EXPLORING POTENTIALS OF PERPENDICULAR MAGNETIC ANISOTROPY STT-MRAM FOR CACHE DESIGN
    Zhang, Xiaolong
    Cheng, Yuanqing
    Zhao, Weisheng
    Zhang, Youguang
    Todri-Sanial, Aida
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
12345