A power supply selector for energy- and area-efficient local dynamic voltage scaling

被引:0
|
作者
Miermont, Sylvain [1 ]
Vivet, Pascal [1 ]
Renaudin, Marc [2 ]
机构
[1] MINATEC, CEA LETI LIAN, F-38054 Grenoble, France
[2] TIMA Lab CIS Grp, F-38031 Grenoble, France
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In systems-on-chip, dynamic voltage scaling allows energy savings. If only one global voltage is scaled down, the voltage cannot be lower than the voltage required by the most constrained functional unit to meet its timing constraints. Fine-grained dynamic voltage scaling allows better energy savings since each functional unit has its own independent clock and voltage, making the chip globally asynchronous and locally synchronous. In this paper we propose a local dynamic voltage scaling architecture, adapted to globally asynchronous and locally synchronous systems, based on a technique called Vdd-hopping. Compared to traditional power converters, the proposed power supply selector is small and power-efficient, with no needs for large passives or costly technological options. This design has been validated in a STMicroelectronics CMOS 65nm low-power technology.
引用
收藏
页码:556 / +
页数:3
相关论文
共 50 条
  • [1] High Robustness Energy- and Area-Efficient Dynamic-Voltage-Scaling 4-phase 4-rail Asynchronous-Logic Network-on-Chip (ANoC)
    Ho, Weng-Geng
    Chong, Kwen-Siong
    Lwin, Ne Kyaw Zwa
    Gwee, Bah-Hwee
    Chang, Joseph S.
    [J]. 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1913 - 1916
  • [2] Energy- and Area-Efficient Architectures through Application Clustering and Architectural Heterogeneity
    Strozek, Lukasz
    Brooks, David
    [J]. ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2009, 6 (01)
  • [3] An Energy- and Area-Efficient Approximate Ternary Adder Based on CNTFET Switching Logic
    Narges Hajizadeh Bastani
    Mohammad Hossein Moaiyeri
    Keivan Navi
    [J]. Circuits, Systems, and Signal Processing, 2018, 37 : 1863 - 1883
  • [4] An Energy- and Area-Efficient Approximate Ternary Adder Based on CNTFET Switching Logic
    Bastani, Narges Hajizadeh
    Moaiyeri, Mohammad Hossein
    Navi, Keivan
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2018, 37 (05) : 1863 - 1883
  • [5] Energy- and area-efficient deinterleaving architecture for high-throughput wireless applications
    Wellig, A
    Zory, J
    Wehn, N
    [J]. INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2004, 3254 : 218 - 227
  • [6] Energy- and Area-Efficient Spin-Orbit Torque Nonvolatile Flip-Flop for Power Gating Architecture
    Ali, Karim
    Li, Fei
    Lua, Sunny Y. H.
    Heng, Chun-Huat
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (04) : 630 - 638
  • [7] Area-Efficient Partial-Clique-Energy MRF Pair Design with Ultra-Low Supply Voltage
    Li, Yan
    Hu, Jianhao
    Lu, Hao
    Chen, Jie
    [J]. 2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 261 - 264
  • [8] An energy- and area-efficient limiting amplifier with interleaving feedback for 25 Gb/s optical receiver
    Xie, Sheng
    Shi, Daiquan
    Zhou, Gaolei
    Mao, Luhong
    [J]. IEICE ELECTRONICS EXPRESS, 2021, 18 (08):
  • [9] Area and Power-Efficient Timing Error Predictor for Dynamic Voltage and Frequency Scaling Application
    Sannena, Govinda
    Das, Bishnu Prasad
    [J]. PROCEEDINGS OF 2016 IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS (INIS), 2016, : 244 - 249
  • [10] Energy-/Area-Efficient Spintronic ANN-based Digit Recognition via Progressive Modular Redundancy
    Hossain, Mousam
    Tatulian, Adrian
    Thummala, Harshavardhan Reddy
    DeMara, Roanld F.
    Salehi, Soheil
    [J]. 2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,