A power supply selector for energy- and area-efficient local dynamic voltage scaling

被引:0
|
作者
Miermont, Sylvain [1 ]
Vivet, Pascal [1 ]
Renaudin, Marc [2 ]
机构
[1] MINATEC, CEA LETI LIAN, F-38054 Grenoble, France
[2] TIMA Lab CIS Grp, F-38031 Grenoble, France
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In systems-on-chip, dynamic voltage scaling allows energy savings. If only one global voltage is scaled down, the voltage cannot be lower than the voltage required by the most constrained functional unit to meet its timing constraints. Fine-grained dynamic voltage scaling allows better energy savings since each functional unit has its own independent clock and voltage, making the chip globally asynchronous and locally synchronous. In this paper we propose a local dynamic voltage scaling architecture, adapted to globally asynchronous and locally synchronous systems, based on a technique called Vdd-hopping. Compared to traditional power converters, the proposed power supply selector is small and power-efficient, with no needs for large passives or costly technological options. This design has been validated in a STMicroelectronics CMOS 65nm low-power technology.
引用
收藏
页码:556 / +
页数:3
相关论文
共 50 条
  • [41] Application of dynamic power supply scaling in a low-energy ATM interface
    Li, SH
    Zukowski, CA
    [J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL V: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 745 - 748
  • [42] Robust and efficient dynamic voltage scaling architecture
    Elgebaly, M
    Fahim, A
    Kang, I
    Sachdev, M
    [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 155 - 158
  • [43] Area-efficient voltage-feedback type CMOS companding integrator
    Takagi, S
    Sato, T
    Fujii, N
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 205 - 208
  • [44] Energy efficient low power shared-memory Fast Fourier Transform (FFT) processor with dynamic voltage scaling
    Fitrio, D
    Singh, J
    Stojcevski, A
    [J]. MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING II, 2006, 6035
  • [45] An Area-Efficient 96.5%-Peak-Efficiency Cross-Coupled Voltage Doubler With Minimum Supply of 0.8 V
    Mui, Tin Wai
    Ho, Marco
    Mak, Kai Ho
    Guo, Jianping
    Chen, Hua
    Leung, Ka Nang
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (09) : 656 - 660
  • [46] Low-Power and Area-Efficient Carry Select Adder
    Ramkumar, B.
    Kittur, Harish M.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (02) : 371 - 375
  • [47] Feedback Enhanced Area-Efficient ESD Power Clamp Circuit
    Yang, Zhaonian
    Wei, Liyao
    Kai, Gaoxiang
    Pu, Shi
    Wang, Biyun
    Liu, Jing
    Yang, Yuan
    Yu, Ningmei
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (08) : 4504 - 4509
  • [48] Supply and threshold voltage scaling for low power CMOS
    Gonzalez, R
    Gordon, BM
    Horowitz, MA
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (08) : 1210 - 1216
  • [49] Dynamic Energy Resource Control of Power Electronics in Local Area Power Networks
    Weaver, Wayne W.
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2011, 26 (03) : 852 - 859
  • [50] Energy efficient voltage scheduling for multi-core processors with software controlled dynamic voltage scaling
    Mishra, Abhishek
    Tripathi, Anil Kumar
    [J]. APPLIED MATHEMATICAL MODELLING, 2014, 38 (14) : 3456 - 3466