Feedback Enhanced Area-Efficient ESD Power Clamp Circuit

被引：0

作者：

Yang, Zhaonian ^{[1
]}

Wei, Liyao ^{[1
]}

Kai, Gaoxiang ^{[1
]}

Pu, Shi ^{[2
]}

Wang, Biyun ^{[1
]}

Liu, Jing ^{[1
]}

Yang, Yuan ^{[1
]}

Yu, Ningmei ^{[1
]}

机构：

[1] Xian Univ Technol, Shaanxi Key Lab Complex Syst Control & Intelligent, Yanan 710048, Peoples R China

[2] Xian Xiangteng Microelect Co Ltd, Xian 710068, Peoples R China

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 2024年 / 71卷 / 08期

基金：

中国国家自然科学基金;

关键词：

Clamps; Electrostatic discharges; Layout; MOSFET; Logic gates; MOSFET circuits; Integrated circuit modeling; Clamp circuit; electrostatic discharge (ESD); feedback; parasitic capacitance; PROTECTION;

D O I：

10.1109/TED.2024.3418305

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this article, a feedback-enhanced power clamp circuit for ON-chip electrostatic discharge (ESD) protection is proposed and verified using silicon data. To conserve the layout area, the conventional MOSFET capacitor is replaced with a parasitic n-well/p-substrate junction capacitor to detect ESD events. The feedback mechanism is carefully designed to prolong the turn-on duration of the clamp circuit, thereby enhancing the ESD robustness. Experimental results show that the proposed clamp, featuring a 2000 $\mu$ m wide clamping MOSFET, achieves a comparable transmission line pulsing (TLP) failure current of approximately 9.5 A when compared to the conventional RC triggered counterparts. Simultaneously, it reduces the layout area, enhances false triggering immunity, and enhances the robustness during long pulse events.

引用

页码：4504 / 4509

页数：6

共 50 条

[1] An Improved Area-efficient Transient ESD Power Clamp
Xu, Qi-an
Xue, Zhan
Jiang, Zhongpeng
Song, Scott
Wu, Blacksmith
Cao, Kanyu
2022 INTERNATIONAL EOS/ESD SYMPOSIUM ON DESIGN AND SYSTEM (IEDS), 2022,
[2] A novel area efficient ESD power clamp with feedback technology
Xu, Dongsheng
Cai, Xiaowu
Dai, Lan
Liu, Hainan
Luo, Jiajun
Zhao, Haitao
Tang, Hongju
Peng, Rui
2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1096 - 1098
[3] Area-Efficient Power-Rail ESD Clamp Circuit with SCR Device Embedded into ESD-Transient Detection Circuit in a 65nm CMOS Process
Yeh, Chih-Ting
Ker, Ming-Dou
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
[4] Area-Efficient Power-Rail ESD Clamp Circuit with SCR Device Embedded into ESD-Transient Detection Circuit in a 65nm CMOS Process
Yeh, Chih-Ting
Ker, Ming-Dou
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
[5] Area-Efficient ESD Clamp Circuit With a Capacitance-Boosting Technique to Minimize Standby Leakage Current
Altolaguirre, Federico A.
Ker, Ming-Dou
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2015, 15 (02) : 156 - 162
[6] Area-efficient Power-rail ESD Clamp Circuit with False-trigger Immunity in 28nm CMOS Process
Shen, Zilong
Wang, Yize
Zhang, Xing
Wang, Yuan
6TH IEEE ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2022), 2022, : 271 - 273
[7] Area-Efficient Power-Rail ESD Clamp Circuit With False-Trigger Immunity in 28nm CMOS Process
Shen, Zilong
Wang, Yize
Zhang, Xing
Wang, Yuan
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2022, 10 : 876 - 884
[8] AREA SAVED AND CLAMP EFFICIENT MULTI-RC-TRIGGERED POWER CLAMP CIRCUIT FOR ON-CHIP ESD PROTECTION
Guo, Haibing
Wang, Yuan
Lu, Guangyi
Jia, Song
Zhang, Xing
2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
[9] A novel high performance ESD power clamp circuit with a small area
杨兆年
刘红侠
李立
卓青青
半导体学报, 2012, 33 (09) : 124 - 130
[10] A novel high performance ESD power clamp circuit with a small area
Yang Zhaonian
Liu Hongxia
Li Li
Zhuo Qingqing
JOURNAL OF SEMICONDUCTORS, 2012, 33 (09)

← 1 2 3 4 5 →