Modeling of electromagnetic effects from mask topography at full-chip scale

被引:26
|
作者
Adam, K [1 ]
机构
[1] Mentor Graph Corp, San Jose, CA 95131 USA
来源
关键词
domain decomposition method; optical proximity correction;
D O I
10.1117/12.600139
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Polarization and other complex electromagnetic effects that arise because of mask topography are becoming increasingly more important to model. Commercial lithography simulation tools that operate on small layout areas of order 1-10 mu m(2) have advanced models requiring solution of Maxwell's three-dimensional boundary problem. However, this technique is not viable for full-chip modeling. Here, we show results that demonstrate the accuracy of domain decomposition method adapted for full-chip modeling of mask topography effects. The intensity error relative to the complete 3D solution is shown to be < 3%.
引用
收藏
页码:498 / 505
页数:8
相关论文
共 50 条
  • [41] Full-chip leakage analysis in nano-scale technologies: Mechanisms, variation sources, and verification
    Li, Tao
    Zhang, Wenjun
    Yu, Zhiping
    2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 594 - 599
  • [42] Full-chip high resolution electron-beam lithography proximity effect correction modeling
    Isoyan, Artak
    Melvin, Lawrence S., III
    ALTERNATIVE LITHOGRAPHIC TECHNOLOGIES II, 2010, 7637
  • [43] Critical Pattern Selection Method Based on Breadth-First Search for Full-Chip Source-Mask Optimization
    Yang Xinhua
    Jiang Yipeng
    Li Sikun
    Liao Lufeng
    Zhang Shuang
    Zhang Libin
    Zhang Shengrui
    Shi Weijie
    Wei Yayi
    Wang Xiangzhao
    ACTA OPTICA SINICA, 2024, 44 (09)
  • [44] An Accurate ILT-Enabling Full-Chip Mask 3D Model for All-Angle Patterns
    Zhang, Hongbo
    Yan, Qiliang
    Croffie, Ebo
    Zhang, Lin
    Fan, Yongfa
    PHOTOMASK TECHNOLOGY 2013, 2013, 8880
  • [45] Inverse lithography technology: 30 years from concept to practical, full-chip reality
    Pang, Linyong
    JOURNAL OF MICRO-NANOPATTERNING MATERIALS AND METROLOGY-JM3, 2021, 20 (03):
  • [46] Accurate chip scale topography modeling in O(n) run time
    Lucas, KD
    Li, XL
    Noell, M
    Yuan, CM
    Strojwas, AJ
    SISPAD '96 - 1996 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 1996, : 159 - 160
  • [47] Entropy Production-Based Full-Chip Fatigue Analysis: From Theory to Mobile Applications
    Wang, Tianchen
    Samal, Sandeep Kumar
    Lim, Sung Kyu
    Shi, Yiyu
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 38 (01) : 84 - 95
  • [48] Full-Chip Power Supply Noise Time-Domain Numerical Modeling and Analysis for Single and Stacked ICs
    Zheng, Li
    Zhang, Yang
    Bakir, Muhannad S.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (03) : 1225 - 1231
  • [49] Coupled Modeling of time-dependent full-chip heating and quantum non-isothermal device operation
    Akturk, A
    Goldsman, N
    Metze, G
    2003 IEEE INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2003, : 311 - 314
  • [50] TrueMask® ILT MWCO: Full-Chip Curvilinear ILT in a Day, and Full Mask Multi-Beam and VSB Writing in 12 Hours for 193i
    Pang, Linyong
    Ungar, P. Jeffrey
    Bouaricha, Ali
    Sha, Lu
    Pomerantsev, Michael
    Niewczas, Mariusz
    Wang, Kechang
    Su, Bo
    Pearman, Ryan
    Fujimura, Aki
    OPTICAL MICROLITHOGRAPHY XXXIII, 2021, 11327