共 50 条
- [31] Advanced Modeling for Full-chip Low-k1 Lithography Simulations CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2013 (CSTIC 2013), 2013, 52 (01): : 147 - 161
- [32] Interconnect and circuit modeling techniques for full-chip power supply noise analysis IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1998, 21 (03): : 209 - 215
- [33] DAMO: Deep Agile Mask Optimization for Full Chip Scale 2020 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED-DESIGN (ICCAD), 2020,
- [35] Cut Mask Optimization with Wire Planning in Self-Aligned Multiple Patterning Full-Chip Routing 2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 396 - 401
- [36] Modeling and estimation of full-chip leakage current considering within-die correlation 2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 93 - +
- [37] Efficient Full-Chip QA Tool For Design To Mask (D2M) Feature Variability Verification PHOTOMASK TECHNOLOGY 2014, 2014, 9235
- [40] An Accurate Semi-Analytical Framework for Full-Chip TSV-induced Stress Modeling 2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,