Modeling of electromagnetic effects from mask topography at full-chip scale

被引:26
|
作者
Adam, K [1 ]
机构
[1] Mentor Graph Corp, San Jose, CA 95131 USA
来源
关键词
domain decomposition method; optical proximity correction;
D O I
10.1117/12.600139
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Polarization and other complex electromagnetic effects that arise because of mask topography are becoming increasingly more important to model. Commercial lithography simulation tools that operate on small layout areas of order 1-10 mu m(2) have advanced models requiring solution of Maxwell's three-dimensional boundary problem. However, this technique is not viable for full-chip modeling. Here, we show results that demonstrate the accuracy of domain decomposition method adapted for full-chip modeling of mask topography effects. The intensity error relative to the complete 3D solution is shown to be < 3%.
引用
收藏
页码:498 / 505
页数:8
相关论文
共 50 条
  • [31] Advanced Modeling for Full-chip Low-k1 Lithography Simulations
    Liu, Peng
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2013 (CSTIC 2013), 2013, 52 (01): : 147 - 161
  • [32] Interconnect and circuit modeling techniques for full-chip power supply noise analysis
    Chen, HH
    Neely, JS
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1998, 21 (03): : 209 - 215
  • [33] DAMO: Deep Agile Mask Optimization for Full Chip Scale
    Chen, Guojin
    Chen, Wanli
    Ma, Yuzhe
    Yang, Haoyu
    Yu, Bei
    2020 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED-DESIGN (ICCAD), 2020,
  • [34] Cut Mask Optimization With Wire Planning in Self-Aligned Multiple Patterning Full-Chip Routing
    Fang, Shao-Yun
    Wu, Kuo-Hao
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (02) : 581 - 593
  • [35] Cut Mask Optimization with Wire Planning in Self-Aligned Multiple Patterning Full-Chip Routing
    Fang, Shao-Yun
    2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 396 - 401
  • [36] Modeling and estimation of full-chip leakage current considering within-die correlation
    Heloue, Khaled R.
    Azizi, Navid
    Najm, Farid N.
    2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 93 - +
  • [37] Efficient Full-Chip QA Tool For Design To Mask (D2M) Feature Variability Verification
    Batarseh, Fadi
    Verma, Piyush
    Pack, Robert
    Somani, Shikha
    PHOTOMASK TECHNOLOGY 2014, 2014, 9235
  • [38] Lithography-defect-driven source-mask optimization solution for full-chip optical proximity correction
    Peng, Austin
    Hsu, Stephen D.
    Howell, Rafael C.
    Li, Qinglin
    APPLIED OPTICS, 2021, 60 (03) : 616 - 620
  • [39] Critical Pattern Selection Method for Full-Chip Source and Mask Optimization Based on Depth-First Search
    Yang Xinhua
    Li Sikun
    Liao Lufeng
    Zhang Libin
    Zhang Shuang
    Zhang Shengrui
    Shi Weijie
    Wei Yayi
    Wang Xiangzhao
    ACTA OPTICA SINICA, 2022, 42 (10)
  • [40] An Accurate Semi-Analytical Framework for Full-Chip TSV-induced Stress Modeling
    Li, Yang
    Pan, David Z.
    2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,