A 13T Radiation Hardened SRAM Bitcell for Low-Voltage Operation

被引：0
|
作者：
Atias, Lior [1 ]
Teman, Adam [1 ]
Fish, Alexander [2 ]
机构：
[1] Ben Gurion Univ Negev, VLSI Syst Ctr, IL-84105 Beer Sheva, Israel
[2] Bar Ilan Univ, Fac Engn, Ramat Gan, Israel
来源：
2013 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S) | 2013年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页数：2
相关论文
共 50 条
  • [31] Sub-quarter micron SRAM cells stability in low-voltage operation: A comparative analysis
    Semenov, O
    Pavlov, A
    Sachdev, M
    [J]. 2002 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP - FINAL REPORT, 2002, : 168 - 171
  • [32] A 512 Kbit low-voltage NV-SRAM with the size of a conventional SRAM
    Miwa, T
    Yamada, J
    Koike, H
    Nakura, T
    Kobayashi, S
    Kasai, N
    Toyoshima, H
    [J]. 2001 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2001, : 129 - 132
  • [33] HFET provides low-voltage operation
    不详
    [J]. MICROWAVES & RF, 1998, 37 (05) : 62 - 62
  • [34] Merits of CMOS SIMOX technology for low-voltage SRAM macros
    Kumagai, K
    Iwaki, H
    Yamada, T
    Nakamura, H
    Onishi, H
    Matsubara, Y
    Imai, K
    Kurosawa, S
    [J]. NEC RESEARCH & DEVELOPMENT, 1999, 40 (03): : 287 - 291
  • [35] Charge recycling 8T SRAM design for low voltage robust operation
    Wang, Xu
    Lu, Chao
    Mao, Zhigang
    [J]. AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2016, 70 (01) : 25 - 32
  • [36] MOS charge pumps for low-voltage operation
    Wu, JT
    Chang, KL
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (04) : 592 - 597
  • [37] Comparative Evaluation of Tunnel-FET Ultra-Low Voltage SRAM Bitcell and Impact of Variations
    Alioto, Massimo
    Esseni, David
    [J]. 2014 5TH EUROPEAN WORKSHOP ON CMOS VARIABILITY (VARI), 2014,
  • [38] Design of a 3T Current Reference for Low-Voltage, Low-Power Operation
    De Rose, Raffaele
    Crupi, Felice
    Paliy, Maksym
    Lanuzza, Marco
    Iannaccone, Giuseppe
    [J]. 2018 INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT 2018), 2018, : 13 - 16
  • [39] An Area Efficient Low-Voltage 6-T SRAM Cell Using Stacked Silicon Nanowires
    Huang, Ya-Chi
    Chiang, Meng-Hsueh
    Wang, Shui-Jinn
    Gupta, Sumeet Kumar
    [J]. 2018 INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT 2018), 2018, : 117 - 120
  • [40] Proposal of a New Ultra Low Leakage 10T Sub threshold SRAM Bitcell
    Feki, Anis
    Allard, Bruno
    Turgis, David
    Lafont, Jean-Christophe
    Ciampolini, Lorenzo
    [J]. 2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 470 - 474
12345