Analyzing and reducing the impact of shorter data retention time on the performance of merged DRAM/logic LSIs

被引:0
|
作者
Kai, K [1 ]
Inoue, A
Ohsawa, T
Murakami, K
机构
[1] Inst Syst & Informat Technol KYUSHU, Fukuoka 8140001, Japan
[2] Kyushu Univ, Dept Comp Sci & Commun Engn, Kasuga, Fukuoka 8168580, Japan
关键词
Computer architecture - Logic circuits - LSI circuits;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In merged DRAM/logic LSIs, the DRAM portion could suffer from shorter data retention time because of heat and noise caused by the logic portion. In order to reconsider the DRAM data retention characteristics, this paper formulates and evaluates the performance degradation due to conflicts between normal DRAM accesses and refresh operations. Nest, this paper proposes a new DRAM refresh architecture which intends to reduce unnecessary refreshes. This architecture exploits multiple refresh periods. Each row is refreshed with the most appropriate period of them. Reducing the number of refreshes improves the accessibility to DRAM. It is shown that the method reduces the number of refreshes and the degree of the performance degradation of the logic portion.
引用
收藏
页码:1448 / 1454
页数:7
相关论文
共 50 条
  • [31] A strategy for long data retention time of 512Mb DRAM with 0.12μm design rule
    Uh, HS
    Lee, JK
    Lee, SH
    Ahn, YS
    Lee, HO
    Hong, SH
    Lee, JW
    Koh, GH
    Jeong, GT
    Chung, TY
    Kim, K
    2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, : 27 - 28
  • [32] Reducing Performance Impact of Process Variation For Data Caches
    Kadayif, Ismail
    Tuncer, Kadir
    2013 8TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO), 2013, : 380 - 384
  • [33] Data retention time and electrical characteristics of cell transistor according to STI materials in 90 nm DRAM
    Shin, SH
    Lee, SH
    Kim, YS
    Heo, JH
    Bae, DI
    Hong, SH
    Park, SH
    Lee, JW
    Lee, JG
    Oh, JH
    Kim, MS
    Cho, CH
    Chung, TY
    Kim, K
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2003, 43 (05) : 887 - 891
  • [34] Improvement of performance and data retention characteristics of sub-50nm DRAM by HfSiON Gate dielectric
    Hyun, Sangjin
    Kim, Hye-Min
    Lee, Hye-Lan
    Nam, Kab-Jin
    Hong, Sug-Hun
    Kim, Dong-Chan
    Kim, Jihyun
    Jang, Soo-Ik
    Jeon, In Sang
    Kang, Sangbom
    Choi, Siyoung
    Chung, U-In
    Moon, Joo-Tae
    Ryu, Byung-Il
    2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, : 184 - +
  • [35] An FPGA-Based Test Platform for Analyzing Data Retention Time Distribution of DRAMs
    Hou, Chih-Sheng
    Li, Jin-Fu
    Lo, Chih-Yen
    Kwai, Ding-Ming
    Chou, Yung-Fa
    Wu, Cheng-Wen
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [36] An FPGA-Based Test Platform for Analyzing Data Retention Time Distribution of DRAMs
    Hou, Chih-Sheng
    Li, Jin-Fu
    Lo, Chih-Yen
    Kwai, Ding-Ming
    Chou, Yung-Fa
    Wu, Cheng-Wen
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [37] STI stress-induced degradation of data retention time in DRAM and a new characterizing method for mechanical stress
    Jang, Tae-Su
    Kim, Kyung-do
    Yoo, Min-Soo
    Kim, Yong-Taik
    Cha, Seon-Yong
    Jeong, Jae-Goan
    Hong, Sung-Joo
    2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2011,
  • [38] NOVEL IT-DRAM WITH FIN-GATE AND PILLAR STRUCTURE FOR HOLE STORAGE AND DATA RETENTION TIME IMPROVEMENT
    Wang, Yu-Chun
    Lin, Jyi-Tsong
    Lin, Po-Hsieh
    Tseng, Shih-Chuan
    Hsu, Hung-Pei
    Lu, Dai-Rong
    Lin, Yong-Huang
    Syu, Jyun-Min
    Huang, Zih-Hao
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [39] Novel 1T DRAM Cell for Low-Voltage Operation and Long Data Retention Time
    Lee, Woojun
    Kim, Kwangsoo
    Choi, Woo Young
    IEICE TRANSACTIONS ON ELECTRONICS, 2011, E94C (01) : 110 - 115
  • [40] A Logic-Based Embedded DRAM with Novel Cell Structure and Dynamically Adaptive Refresh for Long Data Retention, Zero Data Availability Penalty and High Yield
    Xue, X. Y.
    Meng, C.
    Dong, C. L.
    Chen, B.
    Lin, Y. Y.
    Huang, R.
    Zou, Q. T.
    Wu, J. G.
    2013 5TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW), 2013, : 132 - 134