Power, Performance, and Cost Comparisons of Monolithic 3D ICs and TSV-based 3D ICs

被引：0
|
作者：
Nayak, Deepak Kumar [1 ]
Banna, Srinivasa [1 ]
Samal, Sandeep Kumar [2 ]
Lim, Sung Kyu [2 ]
机构：
[1] GLOBALFOUNDRIES, Technol Res, 2600 Great Amer Way, Santa Clara, CA 95054 USA
[2] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
来源：
2015 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S) | 2015年
关键词：
3D IC; Monolithic; 3D; TSV; PPA; PPC; Cost;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
Power, performance, area, and cost analysis of TSV, mini-TSV, and monolithic 3D ICs is presented. Power savings for TSV, mini-TSV, and monolithic 3D ICs are 21%, 25%, and 37/0, respectively, compared to that of a 2D IC. It is shown that monolithic 3D can deliver one node PPC benefit, whereas TSV 3D or mini-TSV 3D can only achieve a half node PPC advantage.
引用
收藏
页数：2
相关论文
共 50 条
  • [1] Design for Manufacturability and Reliability for TSV-based 3D ICs
    Pan, David Z.
    Lim, Sung Kyu
    Athikulwongse, Krit
    Jung, Moongon
    Mitra, Joydeep
    Pak, Jiwoo
    Pathak, Mohit
    Yang, Jae-Seok
    2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 750 - 755
  • [2] Modeling of Substrate Contacts in TSV-based 3D ICs
    Watanabe, Masayuki
    Fukase, Masa-aki
    Imai, Masashi
    Niioka, Nanako
    Kobayashi, Tetsuya
    Karel, Rosely
    Kurokawa, Atsushi
    2014 INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2014,
  • [3] Capacitive Coupling Mitigation for TSV-based 3D ICs
    Eghbal, Ashkan
    Yaghini, Pooria M.
    Bagherzadeh, Nader
    2015 IEEE 33RD VLSI TEST SYMPOSIUM (VTS), 2015,
  • [4] Disconnection Failure Model and Analysis of TSV-based 3D ICs
    Jung, Daniel H.
    Kim, Joohee
    Kim, Heegon
    Kim, Jonghoon J.
    Kim, Joungho
    Pak, Jun So
    2012 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2012, : 164 - 167
  • [5] Modeling and optimization of noise coupling in TSV-based 3D ICs
    Zhao, Yingbo
    Yang, Yintang
    Dong, Gang
    IEICE ELECTRONICS EXPRESS, 2014, 11 (20):
  • [6] Road to High-Performance 3D ICs: Performance Optimization Methodologies for Monolithic 3D ICs
    Chang, Kyungwook
    Pentapati, Sai
    Shim, Da Eun
    Lim, Sung Kyu
    PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED '18), 2018, : 188 - 193
  • [7] Electromigration Study for Multi-scale Power/Ground Vias in TSV-based 3D ICs
    Pak, Jiwoo
    Lim, Sung Kyu
    Pan, David Z.
    2013 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2013, : 379 - 386
  • [8] Analytical Modeling and Numerical Simulations of Temperature Field in TSV-based 3D ICs
    Shiyanovskii, Yuriy
    Papachristou, Chris
    Wu, Cheng-Wen
    PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2013), 2013, : 24 - 29
  • [9] Heterogeneous Monolithic 3D ICs: EDA Solutions, and Power, Performance, Cost Tradeoffs
    Pentapati, Sai Surya Kiran
    Lim, Sung Kyu
    2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 925 - 930
  • [10] Convergence of 3D integrated packaging and 3D TSV ICs
    Chhabra, Navjot
    SOLID STATE TECHNOLOGY, 2010, 53 (08) : 22 - 23
12345