Evaluation of a Network-on-Chip designed to deal with multiple processors in a nanosatellite

被引:0
|
作者
Moreira Coutinhol, Liz Cristine [1 ]
Berejuck, Marcelo Daniel [1 ]
机构
[1] Fed Univ Santa Catarina UFSC, Florianopolis, SC, Brazil
来源
关键词
Network-on-Chip; Nanosatellite; Hamming Code; Single Event Effect; Single Event Upset; Single Event Transient; FAULTS;
D O I
10.5335/rbca.v12i2.10120
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Nanosatellites are part of a category of artificial satellites with two essential characteristics: reduced size and low cost of raw material for their construction. They usually have between four and five boards with embedded electronics, which control all their functions. As an alternative to further minimize its costs is the development of a System-on-Chip or SoC, which may use a commercially available programmable logic device (or COTS - Commercial-Off-The-Shelf component), as an FPGA. To use this type of device is necessary to add mechanisms that can avoid problems arising from cosmic radiation in its electronic components, characteristic in the nanosatellites' space environment. This work presents the proposal of a Network-on-Chip (called NoC) that connects up to four soft-core processors, forming an SoC. The Network-on-Chip, supported by the Hamming codes technique, provides mechanisms that allow it to re-establish a temporary failure of the types Single Event Upset and Single Event Transient. This protection was confirmed by simulations carried out with a software that allows the injection of faults, named ModelSim. Results of lower silicon consumption, concomitant to economies in design and reduction of sensitivity to cosmic ionization, can be observed after the elaborated experiments.
引用
收藏
页码:93 / 102
页数:10
相关论文
共 50 条
  • [1] Test time reduction reusing multiple processors in a network-on-chip based architecture
    Amory, AM
    Lubaszewski, M
    Moraes, FG
    Moren, EI
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 62 - 63
  • [2] RISO: Relaxed Network-on-Chip Isolation for Cloud Processors
    Lu, Hang
    Yan, Guihai
    Han, Yinhe
    Fu, Binzhang
    Li, Xiaowei
    [J]. 2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,
  • [3] Bandwidth Bottleneck in Network-on-Chip for High-Throughput Processors
    Kim, Jiho
    Cho, Sanghun
    Rhu, Minsoo
    Bakhoda, Ali
    Aamodt, Tor M.
    Kim, John
    [J]. PACT '20: PROCEEDINGS OF THE ACM INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2020, : 157 - 158
  • [4] Performance analysis of network-on-chip in many-core processors
    Bhaskar, A. Vijaya
    Venkatesh, T. G.
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2021, 147 : 196 - 208
  • [5] Evaluation of Buffer Organizations for Network-on-Chip
    Jing, Ming'e
    Ren, Pengshuai
    Zhou, Weichao
    Yu, Zhiyi
    Zeng, Xiaoyang
    [J]. 2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 1403 - 1405
  • [6] RingNet: A Memory-Oriented Network-On-Chip Designed for FPGA
    Siast, Jakub
    Luczak, Adam
    Domanski, Marek
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (06) : 1284 - 1297
  • [7] High-Performance Adaption of ARM Processors into Network-on-Chip Architectures
    Tung Nguyen
    Duy-Hieu Bui
    Hai-Phong Phan
    Trang-Trinh Dang
    Xuan-Tu Tran
    [J]. 2013 IEEE 26TH INTERNATIONAL SOC CONFERENCE (SOCC), 2013, : 222 - 227
  • [8] Latency Analysis of Network-On-Chip based Many-Core Processors
    Kumar, Sunil
    Lipari, Giuseppe
    [J]. 2014 22ND EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2014), 2014, : 432 - 439
  • [9] Evaluation of Multiple-Valued Packet Multiplexing Scheme for Network-on-Chip Architecture
    Munirul, Haque Mohammad
    Hasegawa, Tomoaki
    Kameyama, Michitaka
    [J]. ISMVL 2006: 36TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, 2006, : 38 - 43
  • [10] Performance and Energy Evaluation of Network-On-Chip Infrastructure
    Kiran
    Solanki, Kamna
    [J]. 2016 INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTATION TECHNOLOGIES (ICICT), VOL 3, 2015, : 848 - 852