Comparison of Symmetrical and Asymmetrical Multilevel Inverter Topologies with Reduced Number of Switches

被引:0
|
作者
Rani, P. Sudha [1 ]
Prasadarao, V. S. K. [2 ]
Subbarao, Koppineni R. N. V. [3 ]
机构
[1] NRI Inst Technol, Dept EEE, Agiripalli, India
[2] KL Univ, Dept EEE, Vaddeswaram, Guntur, India
[3] Aditya Engn Coll, Dept EEE, Surampalem, India
关键词
H-Bridge Inverter; Multilevel Converter; Symmetrical inverters; Asymmetrical inverters;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In last few years there is growing interest in multilevel topologies, because of many possibilities of expanding areas of power electronics use. It can also extend the application of power converters to higher voltage and power ratio. Multilevel inverters have attractive features like they requires the least number of components among all other Inverters to achieve the same number voltage levels, there exists no EMI problem. The general function of this multilevel inverter is to synthesize a desired voltage from several DC sources. In this paper mainly concentrated on reducing the number of switches and voltage sources. This paper illustrated that comparison between symmetrical and asymmetrical topologies for twenty five level simulations are presented using MATLAB/SIMULINK software.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] Compact symmetrical and asymmetrical multilevel inverter with reduced switches
    Anand, Vishal
    Singh, Varsha
    [J]. INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2020, 30 (08):
  • [2] Single Phase Symmetrical and Asymmetrical Design of Multilevel Inverter Topology with Reduced Number of Switches
    Siddique, Marif Daula
    Mustafa, Asif
    Sarwar, Adil
    Mekhilef, Saad
    Shah, Noraisyah Binti Mohamed
    Seyedamahmousian, Mehdi
    Stojcevski, Alex
    Horan, Ben
    Ogura, Koki
    [J]. 2018 IEEMA ENGINEER INFINITE CONFERENCE (ETECHNXT), 2018,
  • [3] Symmetrical And Asymmetrical Topology of Cascaded Multilevel Inverter With Reduced Number of Switches And DC Sources
    Nanda, Lipika
    Bharti, Privesh
    Dasgupta, A.
    [J]. 2019 1ST IEEE INTERNATIONAL CONFERENCE ON SUSTAINABLE ENERGY TECHNOLOGIES AND SYSTEMS (IEEE-ICSETS 2019), 2019, : 230 - 235
  • [4] Symmetrical and Asymmetrical Multilevel Inverter using Less Number of switches
    Thakre, Kishor
    Mohanty, Kanungo Barada
    Kommukuri, Vinayasagar
    Mishra, Rabi Narayan
    [J]. TENCON 2017 - 2017 IEEE REGION 10 CONFERENCE, 2017, : 1032 - 1036
  • [5] Asymmetrical Multilevel Inverter Topology with Reduced Number of Switches
    Ahmed, Rokan Ali
    Mekhilef, Saad
    Ping, Hew Wooi
    [J]. INTERNATIONAL REVIEW OF ELECTRICAL ENGINEERING-IREE, 2012, 7 (04): : 4761 - 4767
  • [6] A Novel Cascaded Asymmetrical Multilevel Inverter With Reduced Number of Switches
    Boora, Kamaldeep
    Kumar, Jagdish
    [J]. IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2019, 55 (06) : 7389 - 7399
  • [7] General topology for asymmetrical multilevel inverter with reduced number of switches
    Boora, Kamaldeep
    Kumar, Jagdish
    [J]. IET POWER ELECTRONICS, 2017, 10 (15) : 2034 - 2041
  • [8] Design of new asymmetrical cascaded multilevel inverter with reduced number of switches
    Bharathi C.R.
    [J]. European Journal of Electrical Engineering, 2019, 21 (06) : 547 - 552
  • [9] New Asymmetrical Modular Multilevel Inverter Topology With Reduced Number of Switches
    Kakar, Saifullah
    Ayob, Shahrin Bin Md.
    Iqbal, Atif
    Nordin, Norjulia Mohamad
    Bin Arif, M. Saad
    Gore, Sheetal
    [J]. IEEE ACCESS, 2021, 9 : 27627 - 27637
  • [10] A Generalized Symmetrical and Asymmetrical Multilevel Inverter Topology with Reduced Number of Components
    Duraisamy, Ragul
    Venkatraman, Thiyagarajan
    [J]. RECENT ADVANCES IN POWER ELECTRONICS AND DRIVES, VOL 2, EPREC 2023, 2024, 1139 : 123 - 133