Area-Efficient Multipliers Based on Multiple-Radix Representations

被引：14

作者：

Dimitrov, Vassil S. ^{[1
]}

Jarvinen, Kimmo U. ^{[2
]}

Adikari, Jithra ^{[1
]}

机构：

[1] Univ Calgary, Dept Elect & Comp Engn, Calgary, AB T2N 1N4, Canada

[2] Aalto Univ, Dept Informat & Comp Sci, Sch Sci & Technol, FI-00076 Aalto, Finland

来源：

IEEE TRANSACTIONS ON COMPUTERS | 2011年 / 60卷 / 02期

基金：

加拿大自然科学与工程研究理事会;

关键词：

Integer multiplication; multiple-radix representation; double-base number system; MODULAR EXPONENTIATION; MULTIPLICATION; OPTIMIZATION; COMPUTATION; ALGORITHM;

D O I：

10.1109/TC.2010.200

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we shall introduce several new algorithms for integer multiplication that are based on specific multiple-radix representation of one of the multiplicands. We provide extensive theoretical analysis and experimental results for multipliers based on the new representations on 0.18 mu m CMOS technology. They provide a clear picture about the advantages of the new method in 64-bit hardware implementations compared to array-based classical multiplier and radix-8-based multiplier. The proposed multipliers have better area and power consumption compared to reference multipliers.

引用

页码：189 / 201

页数：13

共 50 条

[1] On area-efficient low power array multipliers
Wang, YK
Jiang, YT
Sha, E
[J]. ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 1429 - 1432
[2] Area-efficient multipliers for digital signal processing applications
Kidambi, SS
ElGuibaly, F
Antoniou, A
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1996, 43 (02): : 90 - 95
[3] Area-efficient nonrestoring radix-2k division
Bashagha, AE
[J]. DIGITAL SIGNAL PROCESSING, 2005, 15 (04) : 367 - 381
[4] Comments on "Multiple-Radix Gray Codes in Lee Metric"
Jha, Pranava K.
[J]. IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (01) : 200 - 200
[5] A Low-power and Area-efficient Radix-3 SAR ADC
Reddy, Yelaka Sunil Gavaskar
Lam, Y. Y. H.
[J]. PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 146 - 149
[6] Area-Efficient Architectures for Large Integer and Quadruple Precision Floating Point Multipliers
Jaiswal, Manish Kumar
Cheung, Ray C. C.
[J]. 2012 IEEE 20TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2012, : 25 - 28
[7] Generalized low-error area-efficient fixed-width multipliers
Van, LD
Yang, CC
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (08) : 1608 - 1619
[8] Area-efficient mixed-radix variable-length FFT processor
Yang, Chen
Wei, Chunpeng
Xie, Yizhuang
Chen, He
Ma, Cuimei
[J]. IEICE ELECTRONICS EXPRESS, 2017, 14 (10): : 10
[9] Area-Efficient Iterative Logarithmic Approximate Multipliers for IEEE 754 and Posit Numbers
Kim, Sunwoong
Norris, Cameron J.
Oelund, James I.
Rutenbar, Rob A.
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024, 32 (03) : 455 - 467
[10] Area-efficient Radix-32 FFT Processor for Hand Gesture Recognition Radar
Jung, Yongchul
Choi, Jaechan
Lee, Seongjoo
Jung, Yunho
[J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2019, 19 (03) : 246 - 253

← 1 2 3 4 5 →