A sub-1V nanopower temperature-compensated sub-threshold CMOS voltage reference with 0.065%/V line sensitivity

被引:5
|
作者
Magnelli, Luca [1 ]
Crupi, Felice [2 ]
Corsonello, Pasquale [2 ]
Iannaccone, Giuseppe [3 ]
机构
[1] Danube Mobile Commun Engn GmbH & Co KG, Intel Mobile Commun, A-4040 Linz, Austria
[2] Univ Calabria, Dipartimento Ingn Informat Modellist Elettron & S, I-87036 Arcavacata Di Rende, Italy
[3] Univ Pisa, Dipartimento Ingn Informaz, I-56122 Pisa, Italy
关键词
voltage reference; subthreshold CMOS; low voltage; low power; PPM/DEGREES-C;
D O I
10.1002/cta.1950
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We present the design of a nanopower sub-threshold CMOS voltage reference and the measurements performed over a set of more than 70 samples fabricated in 0.18 mu m CMOS technology. The circuit provides a temperature-compensated reference voltage of 259 mV with an extremely low line sensitivity of only 0.065% at the price of a less effective temperature compensation. The voltage reference properly works with a supply voltage down to 0.6 V and with a power dissipation of only 22.3 nW. Very similar performance has been obtained with and without the inclusion of the start-up circuit. Copyright (c) 2013 John Wiley & Sons, Ltd.
引用
收藏
页码:421 / 426
页数:6
相关论文
共 50 条
  • [1] A Sub-1V CMOS Voltage Reference Generator
    Harb, Shadi M.
    Eisenstadt, William R.
    Fox, Robert M.
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 901 - 904
  • [2] A sub-1V supply CMOS voltage reference generator
    Tsitouras, A.
    Plessas, F.
    Birbas, M.
    Kikidis, J.
    Kalivas, G.
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2012, 40 (08) : 745 - 758
  • [3] Design of a sub-1V CMOS reference voltage generator
    Tsitouras, Athanasios
    Sotiriadis, Paul P.
    MICROELECTRONICS JOURNAL, 2019, 91 : 92 - 99
  • [4] An Area-Efficient Temperature Compensated Sub-Threshold CMOS Voltage Reference
    Kim, Hyojun
    Park, Jun-Eun
    Jeong, Deog-Kyoon
    2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 153 - 154
  • [5] A Sub-1 V, Nanopower, ZTC Based Zero-VT Temperature-Compensated Current Reference
    Cordova, David
    de Oliveira, Arthur C.
    Toledo, Pedro
    Klimach, Hamilton
    Bampi, Sergio
    Fabris, Eric
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 258 - 261
  • [6] A Sub-1V Full CMOS Bandgap Voltage Reference with a Body Bias
    Park, Chang-Bum
    An, Kyung-Chan
    Lim, Shin-Il
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2017, 17 (05) : 621 - 626
  • [7] A 0.6V temperature-stable CMOS voltage reference circuit with sub-threshold voltage compensation technique
    Cai, Zhikuang
    Chen, Chao
    IEICE ELECTRONICS EXPRESS, 2018, 15 (18):
  • [8] Resistorless self-biased curvature compensated sub-1V CMOS bandgap reference
    Jaafar, Khairuddin
    Kamal, Noorfazila
    Reaz, Mamun Bin Ibne
    Sampe, Jahariah
    2016 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL, ELECTRONIC AND SYSTEMS ENGINEERING (ICAEES), 2016, : 309 - 312
  • [9] A sub-1V picowatt voltage reference with improved PSRR and line sensitivity for wearable biomedical applications
    Yilun Jin
    Yuhang Zhang
    Lining Hu
    Zhiwen Gu
    Jian Zhao
    Yan Liu
    Yongwei Lou
    Yongfu Li
    Zhihong Luo
    Yanhan Zeng
    Analog Integrated Circuits and Signal Processing, 2024, 118 : 231 - 238
  • [10] Design of a sub-1-V nanopower CMOS current reference
    De Rose, Raffaele
    Albano, Domenico
    Crupi, Felice
    Lanuzza, Marco
    2017 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2017,