Power Constraints Test Scheduling of 3D Stacked ICs

被引：0

作者：

Roy, Surajit Kumar ^{[1
]}

Sengupta, Joy Sankar ^{[1
]}

Giri, Chandan ^{[1
]}

Rahaman, Hafizur ^{[1
]}

机构：

[1] Bengal Engn & Sci Univ, Dept Informat Technol, Howrah, W Bengal, India

来源：

2013 8TH INTERNATIONAL DESIGN AND TEST SYMPOSIUM (IDT) | 2013年

关键词：

3D SIC; Pre-bond testing; Post-bond testing; Test Application time (TAT); OPTIMIZATION;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Core based 3D stacked ICs (3D SIGs) is an emerging area in today's semiconductor industry. Traditional testing approaches of 2D IC cannot he applied directly to 3D SICs. In this paper we have addressed a test scheduling approach that try to reduce the overall test application time (TAT) by optimizing the pre-bond and the post-bond test time while reckoning resource conflicts and satisfying power constraints. In addition we proposed distinct algorithms for wafer sort, partial overlapping in package test and rescheduling in package test Experimental results show that our proposed approach achieved better reduced TAT compared to [1].

引用

页数：6

共 50 条

[31] A new die-level flexible design-for-test architecture for 3D stacked ICs
Zhang, Qingping
Zhan, Wenfa
Wen, Xiaoqing
[J]. INTEGRATION-THE VLSI JOURNAL, 2024, 97
[32] Temperature efficient parallel test scheduling for higher order 3D stacked SoCs
Rawat, Indira
Singh, Virendra
[J]. 2021 IEEE INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION, AND INTELLIGENT SYSTEMS (ICCCIS), 2021, : 804 - 809
[33] A Test-Ordering Based Temperature-Cycling Acceleration Technique for 3D Stacked ICs
Nima Aghaee
Zebo Peng
Petru Eles
[J]. Journal of Electronic Testing, 2015, 31 : 503 - 523
[34] Whitespace Redistribution For Thermal Via Insertion In 3D Stacked ICs
Wong, Eric
Lim, Sung Kyu
[J]. 2007 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, VOLS, 1 AND 2, 2007, : 267 - 272
[35] Power and thermal modeling approach for homogeneously stacked butterfly fat tree architecture in 3D ICs
Durrani, Yaseer Arafat
[J]. INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2018, 31 (05)
[36] High Density Backside Tungsten TSV for 3D Stacked ICs
Blasa, Reynard
Mattis, Brian
Martini, Dave
Lanee, Sidi
Petteway, Carl
Hong, Sangki
Yi, Kangsoo
[J]. 2016 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2016,
[37] Thermal-aware steiner routing for 3D stacked ICs
Pathak, Mohit
Lim, Sung Kyu
[J]. IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 205 - 211
[38] Adaptive Thermal Management for 3D ICs with Stacked DRAM Caches
Li, Dawei
Zhang, Kaicheng
Guliani, Akhil
Ogrenci-Memik, Seda
[J]. PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2017,
[39] Impact of Mid-Bond Testing in 3D Stacked ICs
Taouil, Mottaqiallah
Hamdioui, Said
Marinissen, Erik Jan
Bhawmik, Sudipta
[J]. PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2013, : 178 - 183
[40] Pre-Bond Probing of TSVs in 3D Stacked ICs
Noia, Brandon
Chakrabarty, Krishnendu
[J]. 2011 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2011,

← 1 2 3 4 5 →