On-chip protection

被引：0
|
作者：
Chaine, M [1 ]
机构：
[1] Texas Instruments Inc, Dallas, TX 75265 USA
来源：
ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS - 1998 | 1998年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：383 / 383
页数：1
相关论文
共 50 条
  • [41] On-Chip Protection of Cryptographic ICs Against Physical Side Channel Attacks
    Nagata, Makoto
    2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,
  • [42] CMOS on-chip ESD protection design with substrate-triggering technique
    Industrial Technology Research Inst, Hsinchu, Taiwan
    Proc IEEE Int Conf Electron Circuits Syst, (273-276):
  • [43] On-chip ESD protection design for integrated circuits: an overview for IC designers
    Wang, AZ
    Feng, HG
    Gong, K
    Zhan, RY
    Stine, J
    MICROELECTRONICS JOURNAL, 2001, 32 (09) : 733 - 747
  • [44] The Challenges of On-Chip Protection for System level Cable Discharge Events (CDE)
    Lin, Yen-Yi
    Park, Jae
    Isachar, Ori
    Chaikin, Shlomy
    Chundru, Ram
    Duvvury, Charvaka
    Marum, Steve
    Diep, Tom
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS - 2008, 2008, : 125 - +
  • [45] Compact modeling of on-chip ESD protection devices using Verilog-A
    IEEE, United States
    不详
    不详
    不详
    不详
    不详
    不详
    IEEE Trans Comput Aided Des Integr Circuits Syst, 2006, 6 (1047-1063):
  • [46] Bonding-pad-oriented on-chip ESD protection structures for ICS
    Feng, H
    Zhan, R
    Chen, G
    Wu, Q
    Guang, X
    Xie, H
    Wang, A
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 741 - 744
  • [47] Inductance considerations of on-chip interconnections for best electrostatic discharge protection performance
    Sofer, Sergey
    Fefer, Yefirn
    Shapira, Yoram
    IPFA 2006: PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2006, : 158 - +
  • [48] Programmable On-Chip ESD Protection Using Nanocrystal Dots Mechanism and Structures
    Shi, Zitao
    Wang, Xin
    Liu, Jian
    Lin, Lin
    Zhao, Hui
    Fang, Qiang
    Wang, Li
    Zhang, Chen
    Fan, Siqiang
    Tang, He
    Li, Bei
    Wang, Albert
    Liu, Jianlin
    Cheng, Yuhua
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2012, 11 (05) : 884 - 889
  • [49] A Power Clamp Circuit Using Current Mirror for On-chip ESD Protection
    Lu, Guangyi
    Wang, Yuan
    Zhang, Xuelin
    Jia, Song
    Zhang, Ganggang
    Zhang, Xing
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 887 - 889
  • [50] Optimization on MOS-Triggered SCR Structures for On-Chip ESD Protection
    Chen, Shih-Hung
    Ker, Ming-Dou
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (07) : 1466 - 1472
12345