On-chip protection

被引：0
|
作者：
Chaine, M [1 ]
机构：
[1] Texas Instruments Inc, Dallas, TX 75265 USA
来源：
ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS - 1998 | 1998年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：383 / 383
页数：1
相关论文
共 50 条
  • [31] On-chip ESD protection for RF I/Os: Devices, circuits and models
    Rosenbaum, E
    Hyvonen, S
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1202 - 1205
  • [32] Optimizing the on-chip electrostatic discharge protection device by Taguchi's methodology
    Huang, Shao-Chang
    Wang, Chau-Shing
    Chiu, Jing-Er
    Yang, Wen-Ren
    Chen, Ke-Horng
    MICROELECTRONICS RELIABILITY, 2022, 136
  • [33] An on-chip ESD protection circuit with low trigger voltage in BICMOS technology
    Wang, AZH
    Tsay, CH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (01) : 40 - 45
  • [34] TLP Measurement and Analysis of Graphene NEMS Switches for on-Chip ESD Protection
    Chen, Qi
    Li, Cheng
    Lu, Fei
    Wang, Chenkun
    Zhang, Feilong
    Wang, Albert
    Ng, Jimmy
    Xie, Ya-Hong
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS (NEMS), 2017, : 370 - 374
  • [35] On-chip system level protection of FM antenna pin with improved linearity
    Notermans, Guido
    Maksimovic, Dejan
    Vermont, Gerd
    van Maasakkers, Michiel
    Pusa, Fredrik
    Smedes, Theo
    MICROELECTRONICS RELIABILITY, 2011, 51 (12) : 2129 - 2136
  • [36] On-Chip Decoupling Architecture with Variable nMOS Gate Capacitance for Security Protection
    Muresan, Radu
    Mayhew, Matthew
    2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 1342 - 1345
  • [37] SUSCEPTIBILITY OF ON-CHIP PROTECTION CIRCUITS TO LATENT FAILURES CAUSED BY ELECTROSTATIC DISCHARGES
    NEELAKANTASWAMY, PS
    TURKMAN, RI
    SARKAR, TK
    SOLID-STATE ELECTRONICS, 1986, 29 (06) : 677 - 679
  • [38] A novel on-chip ESD protection circuit for GaAsHBT RF power amplifiers
    Ma, Y
    Li, GP
    JOURNAL OF ELECTROSTATICS, 2003, 59 (3-4) : 211 - 227
  • [39] Vertical SCR Structure for On-Chip ESD Protection in Nanoscale CMOS Technology
    Lin, Chun-Yu
    Chang, Pin-Hsin
    Chang, Rong-Kun
    Ker, Ming-Dou
    Wang, Wen-Tai
    PROCEEDINGS OF THE 22ND INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA 2015), 2015, : 255 - 258
  • [40] On-chip ESD protection design by using polysilicon diodes in CMOS process
    Ker, MD
    Chen, TY
    Wang, TH
    Wu, CY
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (04) : 676 - 686
12345