ESD Protection Design with Stacked Low-Voltage Devices for High-Voltage Pins of Battery-Monitoring IC

被引：0

作者：

Dai, Chia-Tsen ^{[1
]}

Ker, Ming-Dou ^{[1
]}

机构：

[1] Natl Chiao Tung Univ, Inst Elect, Hsinchu, Taiwan

来源：

2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC) | 2015年

关键词：

HOLDING-VOLTAGE; TECHNOLOGY;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

For high-voltage (HV) application, an on-chip ESD protection solution has been proposed in a 0.25-mu m HV BCD process by using low-voltage (LV) p-type devices with the stacked configuration. Experimental results in silicon chip have verified that the proposed design can successfully protect the 60-V pins of a battery-monitoring IC against over 8-kV human-body-mode (HBM) ESD stress.

引用

页码：380 / 383

页数：4

共 50 条

[41] LOW-VOLTAGE FEEDBACK LOOP CONTROLS HIGH-VOLTAGE SUPPLY
KRUSBERG, RJ
ELECTRONICS, 1971, 44 (07): : 69 - &
[42] DEVICE FOR MEASURING LOW-VOLTAGE SIGNALS IN HIGH-VOLTAGE CIRCUITS
NIKOLAEVSKII, VG
CHURIKOV, GM
KRYZHKO, VV
INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1982, 25 (05) : 1176 - 1178
[43] Design and Analysis of Low-Voltage Low-Parasitic ESD Protection for RF ICs in CMOS
Liu, Jian
Wang, Xin
Zhao, Hui
Fang, Qiang
Wang, Albert
Lin, Lin
Tang, He
Fan, Siqiang
Zhao, Bin
Wen, Shi-Jie
Wong, Richard
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (05) : 1100 - 1110
[44] Tunable ESD clamp for high-voltage power I/O pins of a Battery Charge Circuit in mobile applications
Scholz, Mirko
Hellings, Geert
Chen, Shih-Hung
Linten, Dimitri
2017 47TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2017, : 248 - 251
[45] High-voltage devices (>600 V) produced with a low-voltage (<150 V) smart-power IC-technology
Rotter, T
Stoisiek, M
ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, : 195 - 198
[46] Impact of parasitic resistance on the ESD robustness of high-voltage devices
Lin Lijuan
Jiang Lingli
Fan Hang
Zhang Bo
JOURNAL OF SEMICONDUCTORS, 2012, 33 (01)
[47] Investigation of the trigger voltage walk-in effect in LDMOS for high-voltage ESD protection
梁海莲
董树荣
顾晓峰
钟雷
吴健
于宗光
Journal of Semiconductors, 2014, 35 (09) : 60 - 63
[48] Impact of parasitic resistance on the ESD robustness of high-voltage devices
林丽娟
蒋苓利
樊航
张波
半导体学报, 2012, 33 (01) : 59 - 63
[49] LOW-VOLTAGE ANALOG IC DESIGN IN CMOS TECHNOLOGY
COBAN, AL
ALLEN, PE
SHI, XD
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1995, 42 (11): : 955 - 958
[50] Low-voltage light emitting devices in silicon IC technology
du Plessis, M
Snyman, LW
Aharoni, H
ISIE 2005: PROCEEDINGS OF THE IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS 2005, VOLS 1- 4, 2005, : 1145 - 1149

← 1 2 3 4 5 →