ESD Protection Design with Stacked Low-Voltage Devices for High-Voltage Pins of Battery-Monitoring IC

被引：0

作者：

Dai, Chia-Tsen ^{[1
]}

Ker, Ming-Dou ^{[1
]}

机构：

[1] Natl Chiao Tung Univ, Inst Elect, Hsinchu, Taiwan

来源：

2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC) | 2015年

关键词：

HOLDING-VOLTAGE; TECHNOLOGY;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

For high-voltage (HV) application, an on-chip ESD protection solution has been proposed in a 0.25-mu m HV BCD process by using low-voltage (LV) p-type devices with the stacked configuration. Experimental results in silicon chip have verified that the proposed design can successfully protect the 60-V pins of a battery-monitoring IC against over 8-kV human-body-mode (HBM) ESD stress.

引用

页码：380 / 383

页数：4

共 50 条

[31] LOW-VOLTAGE GENERATORS OF HIGH-VOLTAGE NANOSECOND PULSES
BELKIN, VS
SHULZHENKO, GI
INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1994, 37 (04) : 437 - 440
[32] Design of fabrication of ESD protection circuit with high holding voltage for power IC
Kwak, Jae Chang
INTERNATIONAL JOURNAL OF ELECTRONICS, 2017, 104 (12) : 2090 - 2098
[33] Robust dual-direction SCR with low trigger voltage, tunable holding voltage for high-voltage ESD protection
Wang, Yang
Jin, Xiangliang
Yang, Liu
Jiang, Qi
Yuan, Huihui
MICROELECTRONICS RELIABILITY, 2015, 55 (3-4) : 520 - 526
[34] High-Voltage ESD Protection Device With Fast Transient Reaction and High Holding Voltage
Lai, Da-Wei
de Raad, Gijs
Sque, Stephen
Peters, Wim
Smedes, Theo
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (07) : 2884 - 2891
[35] PROCESS-DEVELOPMENT FOR FABRICATING LOW-VOLTAGE AND HIGH-VOLTAGE CMOS DEVICES INTO LCD DRIVERS
NAGURA, N
YOSHIDA, K
NEC RESEARCH & DEVELOPMENT, 1993, 34 (04): : 446 - 452
[36] ESD protection for CMOS ASIC in noisy environments with high-current low-voltage triggering SCR devices
Ker, MD
TENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1997, : 283 - 286
[37] Design of High-Voltage-Tolerant Power-Rail ESD Protection Circuit for Power Pin of Negative Voltage in Low-Voltage CMOS Processes
Chang, Rong-Kun
Ker, Ming-Dou
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (01) : 40 - 46
[38] Development of High-Voltage ESD Protection Devices on Smart Power Technologies for Automotive Applications
Zhan, Carol
Hong, Changsoo
Laine, Jean-Philippe
Besse, Patrice
PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
[39] A HIGH-VOLTAGE NEURAL STIMULATOR COMBINED WITH A LOW-VOLTAGE RECORDER
Bihr, Ulrich
Anders, Jens
Becker, Joachim
Ortmanns, Maurits
BIOMEDICAL ENGINEERING-BIOMEDIZINISCHE TECHNIK, 2013, 58
[40] TEMPERATURE DISTRIBUTION IN THE PLASMA OF LOW-VOLTAGE AND HIGH-VOLTAGE DISCHARGES
GUREVICH, DB
PROKOFIEV, VK
OPTIKA I SPEKTROSKOPIYA, 1957, 2 (04): : 417 - 420

← 1 2 3 4 5 →