Scalable Hardware Content Router: Architecture, Modeling and Performance

被引:0
|
作者
Liu, Bin [1 ]
Dai, Huichen [1 ]
Xu, Wenquan [1 ]
Yun, Tong [1 ]
Miao, Ji [1 ]
机构
[1] Tsinghua Univ, Dept Comp Sci & Technol, Beijing, Peoples R China
关键词
D O I
10.1109/IWQOS52092.2021.9521334
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Current Internet is evolving with the gradual shift from the traditional host-to-host communication model to the new host-to-content paradigm, which will eventually lead to a network of caches. The novel Named Data Networking (NDN) has been proposed as a future Internet architecture to embrace this paradigmatic shift, where caching becomes an ubiquitous functionality available at each router. A router with the functionality of content caching, running on NDN mechanisms, is termed as an NDN-based content router. Previous researchers focused on software content routers (SCR), which leverage a commercial off-the-shelf computer to execute content caching/accessing and named-based packet forwarding. SCR can only achieve limited throughput, which is far below the speed requirements of modern routers. Facing this situation, in this paper, we propose a hardware-based content router (HCR), aiming at purchasing wire-speed processing. We design a physically concise architecture for decoupling the packet buffers in line cards from the content caches attached to storage cards, enabling separate management and optimization while facilitating a modular structure for smooth capacity upgrade in response to increasing storage utilization. For lowering the operating complexity and reducing the storage management cost, we choose to employ distributed caches working in a cooperated manner by using consistent hashing. We model several candidate storage organizing schemes and carry out theoretical analyses for comparison. Analytical and synthetic workload-driven results show that the consistent hashing scheme achieves high cache performance and low cost simultaneously.
引用
收藏
页数:7
相关论文
共 50 条
  • [41] A scalable hardware architecture to support applications of the HAIPE 3.1 standard
    Boorman, Brian C.
    Mackey, Christopher D.
    Kurdziel, Michael T.
    2007 IEEE MILITARY COMMUNICATIONS CONFERENCE, VOLS 1-8, 2007, : 711 - 718
  • [42] A Scalable GPT-2 Inference Hardware Architecture on FPGA
    Yemme, Anil
    Garani, Shayan Srinivasa
    2023 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, IJCNN, 2023,
  • [43] Scalable Hardware Architecture for Invertible Logic with Sparse Hamiltonian Matrices
    Onizawa, Naoya
    Tamakoshi, Akira
    Hanyu, Takahiro
    2021 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS 2021), 2021, : 223 - 228
  • [44] Scalable hardware architecture for fast gradient boosted tree training
    Sadasue T.
    Tanaka T.
    Kasahara R.
    Darmawan A.
    Isshiki T.
    IPSJ Transactions on System LSI Design Methodology, 2021, 14 : 11 - 20
  • [45] A Multi-Application, Scalable and Adaptable Hardware SOM Architecture
    Abadi, Mehdi
    Jovanovic, Slavisa
    Ben Khalifa, Khaled
    Weber, Serge
    Bedoui, Mohamed Hedi
    2019 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2019,
  • [46] A Scalable Flexible SOM NoC-Based Hardware Architecture
    Abadi, Mehdi
    Jovanovic, Slavisa
    Ben Khalifa, Khaled
    Weber, Serge
    Bedoui, Mohamed Hedi
    ADVANCES IN SELF-ORGANIZING MAPS AND LEARNING VECTOR QUANTIZATION, WSOM 2016, 2016, 428 : 165 - 175
  • [47] Scalable and secure architecture for digital content distribution
    Bocan, Valer
    Fagadar-Cosma, Mihai
    SOFTCOM 2006: INTERNATIONAL CONFERENCE ON SOFTWARE, TELECOMMUNICATIONS AND COMPUTER NETWORKS, 2006, : 182 - +
  • [48] Scalable hardware and software architecture for radar signal processing system
    Nalecz, M
    Kulpa, K
    Piatek, A
    Wojdolowicz, G
    RADAR 97, 1997, (449): : 720 - 724
  • [49] Electronics Hardware Chip Design for Router–Router Communication
    Prateek Agarwal
    Tanuj Kumar Garg
    Adesh Kumar
    Proceedings of the National Academy of Sciences, India Section A: Physical Sciences, 2023, 93 : 703 - 710
  • [50] Algorithm performance dependent on hardware architecture
    Kuester, U.
    Lammers, P.
    COMPUTATIONAL SCIENCE AND HIGH PERFORMANCE COMPUTING II, 2006, 91 : 303 - +