Scalable Hardware Content Router: Architecture, Modeling and Performance

被引:0
|
作者
Liu, Bin [1 ]
Dai, Huichen [1 ]
Xu, Wenquan [1 ]
Yun, Tong [1 ]
Miao, Ji [1 ]
机构
[1] Tsinghua Univ, Dept Comp Sci & Technol, Beijing, Peoples R China
关键词
D O I
10.1109/IWQOS52092.2021.9521334
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Current Internet is evolving with the gradual shift from the traditional host-to-host communication model to the new host-to-content paradigm, which will eventually lead to a network of caches. The novel Named Data Networking (NDN) has been proposed as a future Internet architecture to embrace this paradigmatic shift, where caching becomes an ubiquitous functionality available at each router. A router with the functionality of content caching, running on NDN mechanisms, is termed as an NDN-based content router. Previous researchers focused on software content routers (SCR), which leverage a commercial off-the-shelf computer to execute content caching/accessing and named-based packet forwarding. SCR can only achieve limited throughput, which is far below the speed requirements of modern routers. Facing this situation, in this paper, we propose a hardware-based content router (HCR), aiming at purchasing wire-speed processing. We design a physically concise architecture for decoupling the packet buffers in line cards from the content caches attached to storage cards, enabling separate management and optimization while facilitating a modular structure for smooth capacity upgrade in response to increasing storage utilization. For lowering the operating complexity and reducing the storage management cost, we choose to employ distributed caches working in a cooperated manner by using consistent hashing. We model several candidate storage organizing schemes and carry out theoretical analyses for comparison. Analytical and synthetic workload-driven results show that the consistent hashing scheme achieves high cache performance and low cost simultaneously.
引用
收藏
页数:7
相关论文
共 50 条
  • [21] Layered modeling of hardware and software, with application to a LAN extension router
    Maly, P
    Woodside, CM
    COMPUTER PERFORMANCE EVALUATION, PROCEEDINGS: MODELLING TECHNIQUES AND TOOLS, 2000, 1786 : 10 - 24
  • [22] A Software and Hardware IPTV Architecture for Scalable DVB Distribution
    Acher, Georg
    Fliegl, Detlef
    Fuhrmann, Thomas
    INTERNATIONAL JOURNAL OF DIGITAL MULTIMEDIA BROADCASTING, 2009, 2009
  • [23] A scalable parallel reconfigurable hardware architecture for DNA matching
    Garcia Neto Segundo, Edgar Jose
    Nedjah, Nadia
    Mourelle, Luiza de Macedo
    INTEGRATION-THE VLSI JOURNAL, 2013, 46 (03) : 240 - 246
  • [24] A Scalable Parallel Reconfigurable Hardware Architecture for DNA Matching
    Neto Segundo, Edgar JoseGarcia
    Nedjah, Nadia
    Mourelle, Luiza de Macedo
    2013 IEEE 4TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2013,
  • [25] A Dynamically Reconfigurable BbNN Architecture for Scalable Neuroevolution in Hardware
    Garcia, Alberto
    Zamacola, Rafael
    Otero, Andres
    de la Torre, Eduardo
    ELECTRONICS, 2020, 9 (05)
  • [26] EZ-Pass: An Energy & Performance-Efficient Power-Gating Router Architecture for Scalable NoCs
    Zheng, Hao
    Louri, Ahmed
    IEEE COMPUTER ARCHITECTURE LETTERS, 2018, 17 (01) : 88 - 91
  • [27] Parallel Scalable Hardware Architecture for Hard Raptor Decoder
    Mladenov, T.
    Nooshabadi, S.
    Kim, K.
    Dassatti, A.
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 3741 - 3744
  • [28] NeuSB: A Scalable Interconnect Architecture for Spiking Neuromorphic Hardware
    Balaji, Adarsha
    Huynh, Phu Khanh
    Catthoor, Francky
    Dutt, Nikil D.
    Krichmar, Jeffrey L.
    Das, Anup
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2023, 11 (02) : 373 - 387
  • [29] A SCALABLE PARALLEL HARDWARE ARCHITECTURE FOR CONNECTED COMPONENT LABELING
    Lin, Chung-Yuan
    Li, Sz-Yan
    Tsai, Tsung-Han
    2010 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, 2010, : 3753 - 3756
  • [30] Router Design for DDS: architecture and performance evaluation
    Lee, Kyu-haeng
    Kim, Chong-kwon
    Kim, Kyeong Tae
    Kim, Won-tae
    2014 INTERNATIONAL CONFERENCE ON BIG DATA AND SMART COMPUTING (BIGCOMP), 2014, : 250 - +