A novel area-efficient binary adder

被引：0

作者：

Furber, SB ^{[1
]}

Liu, J ^{[1
]}

机构：

[1] Univ Manchester, Dept Comp Sci, Manchester M13 9PL, Lancs, England

来源：

CONFERENCE RECORD OF THE THIRTY-FOURTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS | 2000年

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

A novel circuit for binary addition based on a parallel-prefix carry structure is presented. This circuit uses a recoding of the conventional carry kill and generate terms to yield a number of improvements over previous designs. In particular; a single circuit produces both the carry signals and the Sum, Sum + 1 data that is required for a carry selection circuit, supporting a range of possible implementations all of which have high performance, regular layout and good area-efficiency. The simple design also leads to good power-efficiency. Binary adders based on this technique have been used in the ARM9TDMI the ARM Piccolo DSP coprocessor and the AMULET3 asynchronous ARM processor.

引用

页码：119 / 123

页数：3

共 50 条

[1] High-Speed Area-Efficient VLSI Architecture of Three-Operand Binary Adder
Panda, Amit Kumar
Palisetty, Rakesh
Ray, Kailash Chandra
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (11) : 3944 - 3953
[2] Low-Power and Area-Efficient Carry Select Adder
Ramkumar, B.
Kittur, Harish M.
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (02) : 371 - 375
[3] Area-efficient VLSI layouts for binary hypercubes
Patel, A
Kusalik, A
McCrosky, C
[J]. IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (02) : 160 - 169
[4] Area-Efficient AdderNet Hardware Accelerator with Merged Adder Tree Structure
Seo, Gwanghwi
Ryu, Sungju
[J]. IEICE ELECTRONICS EXPRESS, 2023, 20 (23):
[5] Area-Efficient and Power-Efficient Binary to BCD Converters
Rangisetti, Rathan
Joshi, Ashish
Nikoubin, Tooraj
[J]. 2015 6TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), 2015, : 355 - 361
[6] Area-Efficient Parallel-Prefix Binary Comparator
Panda, Amit Kumar
Palisetty, Rakesh
Ray, Kailash Chandra
[J]. 2019 IEEE INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2019), 2019, : 12 - 16
[7] Area-efficient parallel adder with faithful approximation for image and signal processing applications
Palanisamy, Gnanambikai
Natarajan, Vijeyakumar Krishnasamy
Sundaram, Kalaiselvi
[J]. IET IMAGE PROCESSING, 2019, 13 (13) : 2587 - 2594
[8] Design of Vedic-Multiplier using Area-Efficient Carry Select Adder
Gokhale, G. R.
Bahirgonde, P. D.
[J]. 2015 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2015, : 576 - 581
[9] An Area-Efficient Carry Select Adder Design by using 180 nm Technology
Wadhwa, Garish Kumar
Grover, Amit
Grover, Neeti
GurpreetSingh
[J]. INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2013, 4 (01) : 119 - 122
[10] High-Speed and Area-Efficient Modified Binary Divider
A. Azhagu Jaisudhan Pazhani
T. S. Arun Samuel
[J]. Circuits, Systems, and Signal Processing, 2022, 41 : 3350 - 3371

← 1 2 3 4 5 →