A novel area-efficient binary adder

被引：0

作者：

Furber, SB ^{[1
]}

Liu, J ^{[1
]}

机构：

[1] Univ Manchester, Dept Comp Sci, Manchester M13 9PL, Lancs, England

来源：

CONFERENCE RECORD OF THE THIRTY-FOURTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS | 2000年

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

A novel circuit for binary addition based on a parallel-prefix carry structure is presented. This circuit uses a recoding of the conventional carry kill and generate terms to yield a number of improvements over previous designs. In particular; a single circuit produces both the carry signals and the Sum, Sum + 1 data that is required for a carry selection circuit, supporting a range of possible implementations all of which have high performance, regular layout and good area-efficiency. The simple design also leads to good power-efficiency. Binary adders based on this technique have been used in the ARM9TDMI the ARM Piccolo DSP coprocessor and the AMULET3 asynchronous ARM processor.

引用

下载

页码：119 / 123

页数：3

共 50 条

[41] Area-delay and energy efficient multi-operand binary tree adder
Patel, Sujit Kumar
Singhal, Subodh Kumar
IET CIRCUITS DEVICES & SYSTEMS, 2020, 14 (05) : 586 - 593
[42] Area-efficient visualization of Web data
Anand, V
Hansen, K
Jianu, R
Rusu, A
IC'04: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON INTERNET COMPUTING, VOLS 1 AND 2, 2004, : 83 - 89
[43] Algorithms for area-efficient orthogonal drawings
Papakostas, A
Tollis, IG
COMPUTATIONAL GEOMETRY-THEORY AND APPLICATIONS, 1998, 9 (1-2): : 83 - 110
[44] Design Process of an Area-Efficient Photobioreactor
Jan-Willem F. Zijffers
Marcel Janssen
Johannes Tramper
René H. Wijffels
Marine Biotechnology, 2008, 10 : 404 - 415
[45] Area-efficient drawings of outerplanar graphs
Garg, A
Rusu, A
GRAPH DRAWING, 2004, 2912 : 129 - 134
[46] Area-efficient error protection for caches
Kim, Soontae
2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1282 - 1287
[47] Design process of an area-efficient photobioreactor
Zijffers, Jan-Willem F.
Janssen, Marcel
Tramper, Johannes
Wijffels, Rene H.
MARINE BIOTECHNOLOGY, 2008, 10 (04) : 404 - 415
[48] An area-efficient phase frequency detector
Lee, GB
Chan, PK
Siek, L
ISIC-99: 8TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, DEVICES & SYSTEMS, PROCEEDINGS, 1999, : 259 - 262
[49] Area Efficient Modified Booth Adder based on Sklansky Adder
Garg, Anubhav
Agrawal, Deepak
Kularia, Priyank
Gaur, Nidhi
Mehra, Anu
Rajput, Sachin
2017 2ND INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2017, : 308 - 312
[50] LAHAF: Low-power, area-efficient, and high-performance approximate full adder based on static CMOS
Fatemieh, Seyed Erfan
Farahani, Samira Shirinabadi
Reshadinezhad, Mohammad Reza
SUSTAINABLE COMPUTING-INFORMATICS & SYSTEMS, 2021, 30

← 1 2 3 4 5 →