Low-power programmable signal processing

被引：16
|
作者：
Hasler, P [1 ]
机构：
[1] Georgia Inst Technol, Atlanta, GA 30332 USA
来源：
FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS | 2005年
关键词：
D O I：
10.1109/IWSOC.2005.83
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper present the potential of using Programmable Analog Signal processing techniques for impacting low-power portable applications like imaging, audio processing, and speech recognition. The range of analog signal processing functions available results in many potential opportunities to incorporate these analog signal processing systems with digital signal processing systems for improved overall system performance. Programmable, dense analog techniques enable these approaches, based upon programmable transistor approaches. We show experimental evidence for the factor of 1000 to 10,000 power efficiency improvement for programmable analog signal processing compared to custom digital implementations in Vector Matrix Multipliers (VMM), CMOS imagers with computation on the pixel plane with high fill factors, and Large-Scale Field Programmable Analog Arrays (FPAA), among others.
引用
收藏
页码：413 / 418
页数：6
相关论文
共 50 条
  • [31] Low-power programmable routing circuitry for FPGAs
    Anderson, JH
    Najm, FN
    ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 602 - 609
  • [32] A Low-Power Programmable Dynamic Frequency Divider
    Chabloz, Jeremie
    Ruffieux, David
    Enz, Christian
    ESSCIRC 2008: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 370 - 373
  • [33] A low-power folded programmable FIR architecture
    Chen, Li-Hsun
    Chen, Oscal T. -C.
    2006 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, 2006, : 188 - 193
  • [34] Low-Power Programmable FPGA Routing Circuitry
    Anderson, Jason H.
    Najm, Farid N.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (08) : 1048 - 1060
  • [35] Low-power architectures for programmable multimedia processors
    Nishitani, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1999, E82A (02) : 184 - 196
  • [36] Reliable low-power digital signal processing via reduced precision redundancy
    Shim, BY
    Sridhara, SR
    Shanbhag, NR
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (05) : 497 - 510
  • [37] High-precision low-power voltage follower for hardware signal processing
    Wojtyna, R.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, : 304 - 309
  • [38] A Digitally Enhanced Dynamically Reconfigurable Analog Platform for Low-Power Signal Processing
    Schlottmann, Craig R.
    Shapero, Samuel
    Nease, Stephen
    Hasler, Paul
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (09) : 2174 - 2184
  • [39] A novel reconfigurable architecture of low-power unsigned multiplier for digital signal processing
    Quan, S
    Qiang, Q
    Wey, CL
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 3327 - 3330
  • [40] Low-power floating-point encoding for signal processing applications.
    Visalli, G
    Pappalardo, F
    SIPS 2003: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2003, : 292 - 297
12345