Low-power programmable signal processing

被引:16
|
作者
Hasler, P [1 ]
机构
[1] Georgia Inst Technol, Atlanta, GA 30332 USA
关键词
D O I
10.1109/IWSOC.2005.83
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper present the potential of using Programmable Analog Signal processing techniques for impacting low-power portable applications like imaging, audio processing, and speech recognition. The range of analog signal processing functions available results in many potential opportunities to incorporate these analog signal processing systems with digital signal processing systems for improved overall system performance. Programmable, dense analog techniques enable these approaches, based upon programmable transistor approaches. We show experimental evidence for the factor of 1000 to 10,000 power efficiency improvement for programmable analog signal processing compared to custom digital implementations in Vector Matrix Multipliers (VMM), CMOS imagers with computation on the pixel plane with high fill factors, and Large-Scale Field Programmable Analog Arrays (FPAA), among others.
引用
收藏
页码:413 / 418
页数:6
相关论文
共 50 条
  • [21] An innovative low-power high-performance programmable signal processor for digital communications
    Moreno, JH
    Zyuban, V
    Shvadron, U
    Neeser, FD
    Derby, JH
    Ware, MS
    Kailas, K
    Zaks, A
    Geva, A
    Ben-David, S
    Asaad, SW
    Fox, TW
    Littrell, D
    Biberstein, M
    Naishlos, D
    Hunter, H
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2003, 47 (2-3) : 299 - 326
  • [22] OpenCL Programmable Exposed Datapath High Performance Low-Power Image Signal Processor
    Multanen, Joonas
    Kultala, Heikki
    Koskela, Matias
    Viitanen, Timo
    Jaaskelainen, Pekka
    Takala, Jarmo
    Danielyan, Aram
    Cruz, Cristovao
    2016 2ND IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), 2016,
  • [23] Genetic synthesis techniques for low-power digital signal processing circuits
    Univ of Wales Cardiff, Cardiff, United Kingdom
    IEE Colloq Dig, 29 (var paging):
  • [24] Dynamic algorithm transformations (DAT) for low-power adaptive signal processing
    Goel, M
    Shanbhag, NR
    1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, 1997, : 161 - 166
  • [25] Low-power CMOS implantable nerve signal analog processing circuit
    Harb, A
    Sawan, M
    ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 911 - 914
  • [26] A heterogeneous multiprocessor architecture for low-power audio signal processing applications
    Paker, Ö
    Sparso, J
    Haandbæk, N
    Isager, M
    Nielsen, LS
    IEEE COMPUTER SOCIETY WORKSHOP ON VLSI 2001, PROCEEDINGS, 2001, : 47 - 53
  • [27] A new method for low-power digital signal processing block design
    QI Yue
    Wei Bin
    Wang Qin
    Zhao Hongzhi
    ISTM/2007: 7TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-7, CONFERENCE PROCEEDINGS, 2007, : 6376 - 6379
  • [28] Low-Power CMOS Analog Signal Processing Using Spatial Mapping
    Sigbjørn Næss
    Tor Sverre Lande
    Analog Integrated Circuits and Signal Processing, 1999, 18 (1) : 79 - 88
  • [29] Low-power CMOS analog signal processing using spatial mapping
    Næss, S
    Lande, TS
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1999, 18 (01) : 79 - 88
  • [30] A Low-Power Multiplication Algorithm for Signal Processing in Wireless Sensor Networks
    Abdelgawad, Ahmed
    Abdelhak, Sherine
    Ghosh, Soumik
    Bayoumi, Magdy
    2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 695 - 698