共 50 条
- [1] Radiation tolerance of a 0.18 μm CMOS process [J]. ADVANCED TECHNOLOGY AND PARTICLE PHYSICS, PROCEEDINGS, 2002, 1 : 787 - 791
- [5] A radiation-hardened-by-design differential voltage-controlled oscillator implemented in 0.18 μm CMOS process [J]. Guofang Keji Daxue Xuebao/Journal of National University of Defense Technology, 2009, 31 (06): : 12 - 17
- [6] A RADIATION-HARDENED STANDARD CELL LIBRARY FOR COMMERCIAL 0.18 μM CMOS TECHNOLOGY [J]. 2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
- [7] Development of a Radiation-Hardened 0.18 μm CMOS Standard Cell Library for Space Applications [J]. 2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
- [8] Development of Radiation Hardened By Design(RHBD) Primitive Gates using 0.18μm CMOS Technology [J]. 2015 19TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2015,
- [9] Gamma Radiation Damage Study of 0.18 μm Process CMOS Image Sensors [J]. HIGH ENERGY, OPTICAL, AND INFRARED DETECTORS FOR ASTRONOMY IV, 2010, 7742
- [10] A Single-Event Transient Hardened Phase-Locked Loop in 0.18 μm CMOS Process [J]. 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 284 - 287