A GA-based static test compaction algorithm for sequential circuits

被引：0
|
作者：
Qiao, Jia Qing [1 ]
Fu, Ping [1 ]
Meng, Sheng Wei [1 ]
机构：
[1] Harbin Inst Technol, Automat Test & Control Inst, Harbin 150001, Peoples R China
来源：
ISTM/2007: 7TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-7, CONFERENCE PROCEEDINGS | 2007年
关键词：
test set compaction algorithm; static compaction; genetic algorithm;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper applies genetic algorithm (GA) in test compaction for sequential circuits. The algorithm compacts test set generated by ATPG (Automatic Test Pattern Generation) tool under the assumption that the test set can be partitioned into some sub-sequences, each containing redundant vectors that can not detect faults or perform state transition. The proposed algorithm removes these redundant vectors from the test set. Experimental results show that the GA-based algorithm can effectively reduce the size of test sets with acceptable computational cost and maintain the fault coverage of the original test set.
引用
收藏
页码：2531 / 2534
页数：4
相关论文
共 50 条
  • [31] A Ga-based negative selection algorithm
    Gao, Xiao-Zhi
    Ovaska, Seppo Jari
    Wang, Xiaolei
    [J]. INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2008, 4 (04): : 971 - 979
  • [32] A static test compaction technique for combinational circuits based on independent fault clustering
    Osais, YE
    El-Maleh, AH
    [J]. ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 1316 - 1319
  • [33] Test vector decomposition-based static compaction algorithms for combinational circuits
    El-Maleh, AH
    Osais, YE
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2003, 8 (04) : 430 - 459
  • [34] COREL: A dynamic compaction procedure for synchronous sequential circuits with repetition and local static compaction
    Pomeranz, I
    Reddy, SM
    [J]. 2001 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD 2001, PROCEEDINGS, 2001, : 142 - 147
  • [35] A test generating algorithm of sequential circuits based on state forecasts
    Cao Ning
    Yang Juqian
    [J]. ICEMI 2007: PROCEEDINGS OF 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL II, 2007, : 352 - 356
  • [36] Test Pattern Selection and Compaction for Sequential Circuits in an HDL Environment
    Haghbayan, M. H.
    Karamati, S.
    Javaheri, F.
    Navabi, Z.
    [J]. 2010 19TH IEEE ASIAN TEST SYMPOSIUM (ATS 2010), 2010, : 53 - 56
  • [37] Static test compaction for multiple full-scan circuits
    Pomeranz, I
    Reddy, SM
    [J]. 21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS, 2003, : 393 - 396
  • [38] Static test compaction for circuits with multiple independent scan chains
    Pomeranz, Irith
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2016, 10 (01): : 12 - 17
  • [39] Compaction of pass/fail-based diagnostic test vectors for combinational and sequential circuits*
    Higami, Yoshinobu
    Saluja, Kewal K.
    Takahashi, Hiroshi
    Kobayashi, Shin-ya
    Takamatsu, Yuzo
    [J]. ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 659 - 664
  • [40] IMPROVED GA-BASED TEXT CLUSTERING ALGORITHM
    Shi, Kansheng
    Li, Lemin
    He, Jie
    Zhang, Naitong
    Liu, Haitao
    Song, Wentao
    [J]. 2011 4TH IEEE INTERNATIONAL CONFERENCE ON BROADBAND NETWORK AND MULTIMEDIA TECHNOLOGY (4TH IEEE IC-BNMT2011), 2011, : 675 - +
12345