Optimization of Stacked Nanoplate FET for 3-nm Node

被引：11
|
作者：
Kim, Hyunsuk [1 ,2 ]
Son, Dokyun [1 ,2 ]
Myeong, Ilho [1 ,2 ]
Park, Jaeyeol [1 ,2 ]
Kang, Myounggon [3 ]
Jeon, Jongwook [4 ]
Shin, Hyungcheol [1 ,2 ]
机构：
[1] Seoul Natl Univ, Interuniv Semicond Res Ctr, Seoul 151742, South Korea
[2] Seoul Natl Univ, Sch Elect Engn & Comp Sci, Seoul 151742, South Korea
[3] Korea Natl Univ Transportat, Dept Elect Engn, Chungju Si 151742, South Korea
[4] Konkuk Univ, Dept Elect Engn, Seoul 05029, South Korea
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 2020年 / 67卷 / 04期
关键词：
MOS devices; Field effect transistors; Degradation; Delays; Performance evaluation; Capacitance; Calibration; FinFET; nanoplate FET; self-heating effects (SHEs);
D O I：
10.1109/TED.2020.2976041
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this article, various characteristics of nanoplate FET were studied based on TCAD simulation for a 3-nm node. The optimum geometry specification was proposed through comparison of RC delay from previous studies. Additionally, the impacts of self-heating effects (SHEs) in the 3-nm node were evaluated in the targeting device because it is expected that highly scaled areas such as channels have a negative effect on the performance due to low heat dissipation. This degradation was verified in a single device and in ring oscillator (RO) operation. pMOS is comparatively stronger than nMOS in terms of SHEs due to wider channel width. In RO operation, the influence of SHEs begins to appear at over 0.65 V through power and speed comparison. Therefore, an operation voltage under 0.65 V can be the optimal voltage to suppress SHEs.
引用
收藏
页码：1537 / 1541
页数：5
相关论文
共 50 条
  • [21] Source/Drain Extension Doping Engineering for Variability Suppression and Performance Enhancement in 3-nm Node FinFETs
    Lu, Peng
    Colombeau, Benjamin
    Hung, Steven
    Li, Weicong
    Duan, Xicheng
    Li, Yifei
    Bazizi, El Mehdi
    Natarajan, Sanjay
    Woo, Jason C. S.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (03) : 1352 - 1357
  • [22] Vertically Stacked Nanosheet Number Optimization Strategy for Complementary FET (CFET) Scaling Beyond 2 nm
    Li, Shixin
    Luo, Yanna
    Xu, Haoqing
    Huo, Jiali
    Di, Zhaohai
    Li, Yongliang
    Zhang, Qingzhu
    Yin, Huaxiang
    Wu, Zhenhua
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (12) : 6118 - 6124
  • [23] Biotemplate synthesis of 3-nm nickel and cobalt nanowires
    Knez, M
    Bittner, AM
    Boes, F
    Wege, C
    Jeske, H
    Maiss, E
    Kern, K
    NANO LETTERS, 2003, 3 (08) : 1079 - 1082
  • [24] Stacked SiGe nanosheets p-FET for Sub-3 nm logic applications
    Chu, Chun-Lin
    Hsu, Shu-Han
    Chang, Wei-Yuan
    Luo, Guang-Li
    Chen, Szu-Hung
    SCIENTIFIC REPORTS, 2023, 13 (01)
  • [25] Stacked SiGe nanosheets p-FET for Sub-3 nm logic applications
    Chun-Lin Chu
    Shu-Han Hsu
    Wei-Yuan Chang
    Guang-Li Luo
    Szu-Hung Chen
    Scientific Reports, 13
  • [26] First demonstration of SRAM transistor based on 3-dimensional stacked FET with back side interconnection structure beyond 1nm node
    Kim, Mingyu
    Park, Jaehyun
    Park, Sungil
    Park, Jejune
    Kim, Juhyun
    Ha, Daewon
    Shin, Hyungcheol
    2024 IEEE SILICON NANOELECTRONICS WORKSHOP, SNW 2024, 2024, : 53 - 54
  • [27] Advanced π-FET technology for 45 nm technology node
    Eng, Yi-Chuen
    Lin, Jyi-Tsong
    IPFA 2007: PROCEEDINGS OF THE 14TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2007, : 185 - +
  • [28] Performance Evaluation of Spacer Dielectric Engineered Vertically Stacked Junctionless Nanosheet FET for Sub-5 nm Technology Node
    Valasa, Sresta
    Tayal, Shubham
    Thoutam, Laxman Raju
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2022, 11 (09)
  • [29] Alpha Particle Effect on Multi-Nanosheet Tunneling Field-Effect Transistor at 3-nm Technology Node
    Hong, Jungmin
    Park, Jaewoong
    Lee, Jeawon
    Ham, Jeonghun
    Park, Kiron
    Jeon, Jongwook
    MICROMACHINES, 2019, 10 (12)
  • [30] 15nm-diameter 3D Stacked Nanowires with Independent Gates Operation: ΦFET
    Dupre, C.
    Hubert, A.
    Becu, S.
    Jublot, M.
    Maffini-Alvaro, V.
    Vizioz, C.
    Aussenac, F.
    Arvet, C.
    Barnola, S.
    Hartmann, J. -M.
    Garnier, G.
    Allain, F.
    Colonna, J. -P.
    Rivoire, M.
    Baud, L.
    Pauliac, S.
    Loup, V.
    Chevolleau, T.
    Rivallin, P.
    Guillaumot, B.
    Ghibaudo, G.
    Faynot, O.
    Ernst, T.
    Deleonibus, S.
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 749 - +
12345