Reliability study of high-pin-count flip-chip BGA

被引:0
|
作者
Li, Y [1 ]
Xie, J [1 ]
Verma, T [1 ]
Wang, V [1 ]
机构
[1] Altera Corp, San Jose, CA 95134 USA
关键词
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A family of 1.0-mm pitch full-array flip-chip BGAs were developed. These packages vary from 27 to 45 mm in package size, 15 to 25 mm in die size, and 672 to 1020 in ball count. With dies and packages so large, solder joint fatigue failure and underfill delamination, induced by thermal expansion mismatch, are a major concern. Finite element analysis was set up for efficient reliability analysis. Two substrates, hi-CTE ceramic (12x10(-6) /degreesC) and BT (17x10(-6 /degrees)C), are compared. Hi-CTE ceramic substrate has a better CTE match with die (2.6x10(-6) /degreesC), therefore, it was surmised that hi-CTE ceramic would improve component-level reliability yet with satisfactory board-level reliability. To validate it, several die and package combinations were modeled using both substrates. Both component-level stresses and board-level solder joint fatigue Life were compared. In addition, design of experiment (DOE) was used to study the effect of properties and dimensions of underfill and heat spreader on solder joint fatigue life. The effect of pad opening size was also quantified. Finally, the effect of underfill on interface stress between underfill and die was investigated.
引用
收藏
页码:276 / 280
页数:5
相关论文
共 50 条
  • [31] High-pin-count packaging technologies for LSI devices
    Tomita, Y
    Ueda, N
    MITSUBISHI ELECTRIC ADVANCE, 1996, 75 : 36 - 37
  • [32] Design analysis of solder joint reliability for stacked die mixed flip-chip and wirebond BGA
    Yan, TT
    Lim, M
    Shen, NH
    Baraton, X
    Kaire, D
    Zhong, ZW
    PROCEEDINGS OF THE 4TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2002), 2002, : 391 - 397
  • [33] Reliability issues for flip-chip packages
    Ho, PS
    Wang, GT
    Ding, M
    Zhao, JH
    Dai, X
    MICROELECTRONICS RELIABILITY, 2004, 44 (05) : 719 - 737
  • [34] Reliability assessment of a high performance flip-chip BGA package (organic substrate based) using finite element analysis
    Chong, DYR
    Kapoor, R
    Sun, AYS
    53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 207 - 213
  • [35] Is TAB the right package for high-pin-count devices?
    Prasad, Ray P., 1600, IHS Publ Group, Libertyville, IL, United States (09):
  • [36] High-pin-count packaging technologies for LSI devices
    Semiconductor Group
    Mitsubishi Electr Adv, (36-37):
  • [37] Reliability study of a Flip-chip-on-Silicon BGA (FSBGA) package
    Liu, S
    Ren, W
    Li, PG
    FIFTH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, PROCEEDINGS, 2003, : 407 - 415
  • [38] Abnormal ESD failure mechanism in high-pin-count BGA packaged ICs due to stressing nonconnected balls
    Lo, WY
    Ker, MD
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2004, 4 (01) : 24 - 31
  • [39] A SIMPLER WAY TO MOUNT HIGH-PIN-COUNT MODULES
    LYMAN, J
    ELECTRONICS-US, 1986, 59 (36): : 42 - 42
  • [40] Reliability study of the laminate-based flip-chip chip scale package
    Matsuda, Y
    Takai, T
    Okada, Y
    Lall, P
    Koehler, C
    Tessler, T
    Olsen, D
    2ND 1998 IEMT/IMC SYMPOSIUM, 1998, : 40 - 44