Reliability study of high-pin-count flip-chip BGA

被引：0
|
作者：
Li, Y [1 ]
Xie, J [1 ]
Verma, T [1 ]
Wang, V [1 ]
机构：
[1] Altera Corp, San Jose, CA 95134 USA
来源：
51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE | 2001年
关键词：
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
A family of 1.0-mm pitch full-array flip-chip BGAs were developed. These packages vary from 27 to 45 mm in package size, 15 to 25 mm in die size, and 672 to 1020 in ball count. With dies and packages so large, solder joint fatigue failure and underfill delamination, induced by thermal expansion mismatch, are a major concern. Finite element analysis was set up for efficient reliability analysis. Two substrates, hi-CTE ceramic (12x10(-6) /degreesC) and BT (17x10(-6 /degrees)C), are compared. Hi-CTE ceramic substrate has a better CTE match with die (2.6x10(-6) /degreesC), therefore, it was surmised that hi-CTE ceramic would improve component-level reliability yet with satisfactory board-level reliability. To validate it, several die and package combinations were modeled using both substrates. Both component-level stresses and board-level solder joint fatigue Life were compared. In addition, design of experiment (DOE) was used to study the effect of properties and dimensions of underfill and heat spreader on solder joint fatigue life. The effect of pad opening size was also quantified. Finally, the effect of underfill on interface stress between underfill and die was investigated.
引用
收藏
页码：276 / 280
页数：5
相关论文
共 50 条
  • [1] Flip-chip BGA assembly process and reliability improvements
    Thompson, P
    Koehler, C
    Petras, M
    Solis, C
    [J]. NINETEENTH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM - PROCEEDINGS, 1996 IEMT SYMPOSIUM, 1996, : 84 - 90
  • [2] Reliability of Thin Seamless Package with Embedded High-Pin-Count LSI Chip
    Mori, Kentaro
    Kikuchi, Katsumi
    Ohshima, Daisuke
    Nakashima, Yoshiki
    Yamamichi, Shintaro
    [J]. 2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 36 - 39
  • [3] HIGH-RELIABILITY FLIP-CHIP GAINAS/INP PIN PHOTODIODE
    WADA, O
    KUMAI, T
    HAMAGUCHI, H
    MAKIUCHI, M
    KURAMATA, A
    MIKAWA, T
    [J]. ELECTRONICS LETTERS, 1990, 26 (18) : 1484 - 1486
  • [4] Reliability evaluation of underfill in flip-chip organic BGA packages
    Banks, DR
    Pofahl, RG
    Sylvester, MF
    [J]. 1997 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 1997, 3235 : 124 - 125
  • [5] Characterization of Fine-Pitch Solder Bump Joint and Package Warpage for Low K High-Pin-Count Flip-Chip BGA through Shadow Moire and Micro Moire Techniques
    Liu, An-Hong
    Wang, David W.
    Huang, Hsiang-Ming
    Sun, Ming
    Lin, Muh-Ren
    Zhong, Chonghua
    Hwang, Sheng-Jye
    Lu, Hsuan-Heng
    [J]. 2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 431 - 440
  • [6] Thermal characterization of flip-chip BGA
    Chen, HN
    Wu, CT
    Lin, PJ
    Hung, SC
    [J]. 2000 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2000, 4339 : 357 - 361
  • [7] Experimental and Numerical Investigations on Solder Reliability for Flip-Chip BGA Packaging
    Chen, Ching-, I
    Lee, Cheng-Chung
    Ni, Ching-Yu
    [J]. IEEE/SOLI'2008: PROCEEDINGS OF 2008 IEEE INTERNATIONAL CONFERENCE ON SERVICE OPERATIONS AND LOGISTICS, AND INFORMATICS, VOLS 1 AND 2, 2008, : 2756 - +
  • [8] Study of underfill resin properties for high performance flip-chip BGA package
    Sawada, Y
    Harada, K
    Fujioka, H
    [J]. 2001 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 2001, 4587 : 588 - 593
  • [9] Study of package warp behavior for high-performance flip-chip BGA
    Sawada, Y
    Harada, K
    Fujioka, H
    [J]. MICROELECTRONICS RELIABILITY, 2003, 43 (03) : 465 - 471
  • [10] Microlaminography for high-resolution BGA and flip-chip inspection
    Sasov, A
    [J]. IN-LINE CHARACTERIZATION, YIELD, RELIABILITY, AND FAILURE ANALYSIS IN MICROELECTRONIC MANUFACTURING II, 2001, 4406 : 71 - 75
12345