Extremely-scaled double-gate CMOS with non-self-aligned back gate

被引：0
|
作者：
Kim, K [1 ]
Hanafi, HI [1 ]
Cai, J [1 ]
Chuang, CT [1 ]
机构：
[1] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA
来源：
2005 IEEE VLSI-TSA INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY (VLSI-TSA-TECH), PROCEEDINGS OF TECHNICAL PAPERS | 2005年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：110 / 111
页数：2
相关论文
共 50 条
  • [41] Numerical dc self-heating in planar double-gate MOSFETs
    Gonzalez, B.
    Iniguez, B.
    Lazaro, A.
    Cerdeira, A.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2011, 26 (09)
  • [42] Reduction of off-current in self-aligned double-gate TFT with mask-free symmetric LDD
    Zhang, SD
    Han, RQ
    Sin, JKO
    Chan, M
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (08) : 1490 - 1492
  • [43] Self-aligned planar double-gate field-effect transistors fabricated by a source/drain first process
    Sakamoto, K
    Huda, MQ
    Ishii, K
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2005, 44 (1-7): : L147 - L149
  • [44] Impact of Hydrogenation Process on Performance of Self-Aligned Metal Double-Gate LT Poly-Si TFTs
    Shika, Yusuke
    Bessho, Takuro
    Okabe, Yasunori
    Ogata, Hiroyuki
    Kamo, Shinya
    Kitahara, Kuninori
    Hara, Akito
    2012 19TH INTERNATIONAL WORKSHOP ON ACTIVE-MATRIX FLATPANEL DISPLAYS AND DEVICES (AM-FPD): TFT TECHNOLOGIES AND FPD MATERIALS, 2012, : 123 - 126
  • [45] Influence of Channel Length, Thickness, and Crystal Orientation in Ultra-Scaled Double-Gate pMOSFETs
    Zhang, Shuo
    Huang, Jun Z.
    Zhao, Zhenguo
    Yin, Wen-Yan
    2017 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2017,
  • [46] Implementation of nanoscale double-gate CMOS circuits using compact advanced transport models
    Cheralathan, Muthupandian
    Contreras, Esteban
    Alvarado, Joaquin
    Cerdeira, Antonio
    Iannaccone, Giuseppe
    Sangiorgi, Enrico
    Iniguez, Benjamin
    MICROELECTRONICS JOURNAL, 2013, 44 (02) : 80 - 85
  • [47] Shielded channel double-gate MOSFET: A novel device for reliable nanoscale CMOS applications
    Orouji, AA
    Kumar, MJ
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2005, 5 (03) : 509 - 514
  • [48] Transient characteristic analysis of a double-gate dual-strained-channel SOI CMOS
    Sun, Liwei
    Gao, Yong
    Yang, Yuan
    Liu, Jing
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2008, 29 (08): : 1566 - 1569
  • [49] In-depth analysis of 4T SRAM cells in double-gate CMOS
    Giraud, Bastien
    Vladimirescu, Andrei
    Amara, Amara
    2007 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2007, : 246 - +
  • [50] Leakage power analysis of 25-nm double-gate CMOS devices and circuits
    Kim, K
    Das, KK
    Joshi, RV
    Chuang, CT
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (05) : 980 - 986
12345