共 50 条
- [31] Self-aligned (top and bottom) double-gate MOSFET with a 25 nm thick silicon channel INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 427 - 430
- [33] Structure design considerations of a sub-50 nm self-aligned double-gate MOSFET Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2002, 23 (12): : 1267 - 1274
- [38] Monte Carlo, Hydrodynamic and Drift-Diffusion Simulation of Scaled Double-Gate MOSFETs Journal of Computational Electronics, 2003, 2 : 81 - 84
- [39] Double-Gate FDSOI Based SRAM Bitcell Circuit Designs with Different Back-Gate Biasing Configurations 2018 IEEE NANOTECHNOLOGY SYMPOSIUM (ANTS), 2018,
- [40] Modeling of Double-gate LDMOSFET Devices including Self-heating 31ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS (IEEE ICM 2019), 2019, : 235 - 239