In-depth analysis of 4T SRAM cells in double-gate CMOS

被引：0

作者：

Giraud, Bastien ^{[1
]}

Vladimirescu, Andrei ^{[2
]}

Amara, Amara ^{[1
]}

机构：

[1] ISEP, 21 Rue Assas, F-75270 Paris 06, France

[2] Univ Calif Berkeley, BWRC, ISEP, Berkeley, CA 94704 USA

来源：

2007 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS | 2007年

关键词：

fully depleted double gate technology; memory SRAM cells; static noise margin; write disturb;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a whole study of sub-32 nm CMOS 4T SRAM cells in fully depleted (FD) double-gate (DG) silicon-on-insulator (SOI) technology with planar independent self-aligned gates. Both independent- and connected-gate operation is analyzed either with symmetrical or asymmetrical transistors which have been adjusted according to the current process possibilities. An improved 4T driverless.(DL) SRAM cell is proposed and compared with a 4T loadless (LL). Both cells take advantage of the back gate to improve stability in read and retention mode by using a feedback between access transistor and opposite storage node. A set of criteria have been analyzed for an efficient characterization of read-, retention- and write margins, power and access time. Typical and worst cases have been computed to assure operating margins in presence of accurate process variation.

引用

页码：246 / +

页数：2

共 50 条

[1] A comparative study of 6T and 4T SRAM cells in double-gate CMOS with statistical variation
Giraud, Bastien
Amara, Amara
Vladimirescu, Andrei
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3022 - +
[2] NBTI Tolerant 4T Double-Gate SRAM Design
Ebrahimi, Behzad
Afzali-Kusha, Ali
ULIS 2009: 10TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION OF SILICON, 2009, : 221 - 224
[3] Read stability and write ability tradeoff for 6T SRAM cells in double-gate CMOS
Giraud, Bastien
Amara, Amara
DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 201 - 204
[4] Design and Analysis of a New Load less 4T SRAM Cell in Deep Submicron CMOS Technologies
Sandeep, R.
Deshpande, Narayan T.
Aswatha, A. R.
2009 SECOND INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING AND TECHNOLOGY (ICETET 2009), 2009, : 666 - +
[5] Speed superiority of scaled double-gate CMOS
Fossum, JG
Ge, LX
Chiang, MH
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (05) : 808 - 811
[6] A novel 4T Asymmetric Single-Ended SRAM cell in sub-32 nm double gate technology
Giraud, Bastien
Amara, Amara
PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 1906 - 1909
[7] Comparative Analysis of 2T, 3T and 4T DRAM CMOS Cells
Gupta, Tanisha
Naik, Pankaj
2017 IEEE INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATION, INSTRUMENTATION AND CONTROL (ICICIC), 2017,
[8] Independent-gate controlled asymmetrical SRAM cells in double-gate MOSFET technology for improved READ stability
Kim, Jae-Joon
Kim, Keunwoo
Chuang, Ching-Te
ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2006, : 74 - +
[9] Independent-gate controlled asymmetrical SRAM cells in double-gate MOSFET technology for improved READ stability
Kim, Jae-Joon
Kim, Keunwoo
Chuang, Ching-Te
ESSDERC 2006: PROCEEDINGS OF THE 36TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2006, : 73 - +
[10] Advanced SRAM technology - The race between 4T and 6T cells
Lage, C
Hayden, JD
Subramanian, C
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 271 - 274

← 1 2 3 4 5 →