ElectroMagnetic Analysis and Fault Injection onto Secure Circuits

被引：0

作者：

Maistri, P. ^{[1
,2
]}

Leveugle, R. ^{[1
,2
]}

Bossuet, L. ^{[3
]}

Aubert, A. ^{[3
]}

Fischer, V ^{[3
]}

Robisson, B. ^{[4
]}

Moro, N. ^{[4
]}

Maurine, P. ^{[4
,5
]}

Dutertre, J-M ^{[6
]}

Lisart, M. ^{[7
]}

机构：

[1] Univ Grenoble Alpes, TIMA, F-38000 Grenoble, France

[2] CNRS, TIMA, F-38000 Grenoble, France

[3] Univ Lyon, CNRS, Lab Hubert Curien, F-42000 St Etienne, France

[4] CEA TECH, F-13541 Gardanne, France

[5] Univ Montpellier II, CNRS, LIRMM, F-34292 Montpellier, France

[6] Ecole Natl Super Mines St Etienne ENSMSE, F-13541 Gardanne, France

[7] STMicroelectronics, ZI Rousset, F-13106 Rousset, France

来源：

2014 22ND INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC) | 2014年

关键词：

Secure implementations; Side Channel Analysis; Fault Attacks; EM;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Implementation attacks are a major threat to hardware cryptographic implementations. These attacks exploit the correlation existing between the computed data and variables such as computation time, consumed power, and electromagnetic (EM) emissions. Recently, the EM channel has been proven as an effective passive and active attack technique against secure implementations. In this paper, we resume the recent results obtained on this subject, with a particular focus on EM as a fault injection tool.

引用

页数：6

共 50 条

[1] Fault Model Analysis of DRAM under Electromagnetic Fault Injection Attack
Liu, Qiang
Guo, Longtao
Tang, Honghui
[J]. 2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
[2] Early analysis of fault-based attack effects in secure circuits
Leveugle, R.
[J]. IEEE TRANSACTIONS ON COMPUTERS, 2007, 56 (10) : 1431 - 1434
[3] Modeling of Electromagnetic fault injection
Dumont, Mathieu
Maurine, Philippe
Lisart, Mathieu
[J]. 2019 12TH INTERNATIONAL WORKSHOP ON THE ELECTROMAGNETIC COMPATIBILITY OF INTEGRATED CIRCUITS (EMC COMPO 2019), 2019, : 246 - 248
[4] Asynchronous circuits sensitivity to fault injection
Monnet, Y
Renaudin, M
Leveugle, R
[J]. 10TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2004, : 121 - 126
[5] A generic method for fault injection in circuits
Faurax, Olivier
Freund, Laurent
Tria, Assia
Muntean, Traian
Bancel, Frederic
[J]. 6TH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2006, : 211 - +
[6] Modeling and Simulating Electromagnetic Fault Injection
Dumont, M.
Lisart, M.
Maurine, P.
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 40 (04) : 680 - 693
[7] Evaluation of Testability of Digital Circuits by Fault Injection
Evangeline, C.
Sivamangai, N. M.
[J]. 2015 2ND INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2015, : 92 - 96
[8] Performance Analysis of Transient Fault-Injection and Fault-Tolerant System for Digital Circuits on FPGA
Kumar, Sharath Y. N.
Dinesha, P.
[J]. INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2020, 11 (05) : 109 - 115
[9] Scalable Fault Coverage Estimation of Sequential Circuits without Fault Injection
Javvaji, Pavan Kumar
Tragoudas, Spyros
Kondapuram, Ganesh
[J]. 2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
[10] Using simulated fault injection for fault tolerance assessment of quantum circuits
Boncalo, Oana
Udrescu, Mihai
Prodan, Lucian
Vladutiu, Mircea
Amaricai, Alexandru
[J]. 40TH ANNUAL SIMULATION SYMPOSIUM, PROCEEDINGS, 2007, : 213 - +

← 1 2 3 4 5 →